Spartan-6 FPGA Connectivity Kit

Getting Started Guide

UG665 (v2.0.1) June 14, 2013



XPN 0402823-03



© Copyright 2009–2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. [If applicable, insert relevant third-party sentence.] All other trademarks are the property of their respective owners.

DISCLAIMER

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

Revision History

Date	Version	Revision
12/8/2009	1.0	Initial Xilinx release.
12/18/2009	1.1	Changed Figure 1. Added step 3, page 13. Added introduction to the Hardware Setup instructions under Figure 2. Under step 5, page 14, changed the jumper to J27 in step b and indicated that ON is down in step c. Replaced photograph in Figure 3, Figure 4, and Figure 63. Added introductory paragraphs prior to step 2, page 16 and step 5, page 19. Updated Figure 15. Revised the MAC address example in step d, page 22. Added introductory paragraph to Evaluating the Spartan-6 FPGA Connectivity Targeted Reference Design. Changed the Data Transmission and Packet Size options in step 1, page 37. Added step 4, page 43. Under step 5, page 43, changed step a and added step c and step d. Changed the directory path in step b, page 44. Removed IBERT example designs bullet from Getting Started with the Spartan-6 FPGA IBERT Reference Design. Appended a sentence to the introductory paragraph of IBERT Hardware Demonstration Setup Instructions. Added Reference Design Files.
06/14/2010	1.2	Removed references to specific release numbers for the ISE Design Suite, where applicable. Removed update DVD from Connectivity Kit Contents. Updated the DDR3 link speed in Figure 1. Replaced the "Installing the Tools" section with two new paragraphs under Installation and Licensing of ISE Design Suite. In step 7, page 42, removed the ISE Design Suite release number from the path. Changed the command in step 4c on page 43. Removed "double-click" from the Windows based script in step 7d on page 44. Added the Next Steps section.
08/10/2010	1.3	In step 4c on page 43, Table 1, and Figure 54, changed mig_v3_4 to mig_v3_5. In Table 1 and Figure 56, changed gig_eth_pcs_pma_v10_4 to gig_eth_pcs_pma_v10_5.
10/05/2010	1.4	Added information for AXI protocol.

The following table shows the revision history for this document.

Date	Version	Revision
01/18/2012	2.0	Added reference to the Windows XP operating system on page 13. Revised procedure to support both Linux and Windows XP by adding the heading Testing with Linux Operating System, page 15, updating Figure 6, page 17, updating Figure 8, page 18, and adding the section Testing with the Windows XP Operating System, page 23 through page 35. Revised procedure to support both Linux and Windows XP by adding the heading On the Linux Operating System, page 36 and adding the section On the Windows Operating System, page 37. Added note on page 41. Revised procedure to support both Linux and Windows XP by adding the heading Linux Operating System, page 45 and adding the section Windows Operating System, page 46. Updated Software Device Driver directory names in Table 1, page 47. Updated Figure 56 and Figure 57 on page 51.
06/14/2013	2.0.1	Updated the Northwest Logic link in Reusing the DMA IP from Northwest Logic, page 52.

Table of Contents

Revision History	2
Preface: About This Guide	
Additional Resources	7
Additional Support	,
	/
Spartan-6 FPGA Connectivity Kit	
Introduction	9
Connectivity Kit Contents	9
What is Inside the Box What is Available Online	9 10
Getting Started with the Connectivity Targeted Reference Design Demo	11
Board and Connectivity Targeted Reference Design Features	11
Connectivity Targeted Reference Design Hardware Demonstration Setup	13
Testing with Linux Operating System	15
Configuration	23
Evolution the Sporter (EDCA Compatizity Terrated Poteron of Decision	52
On the Linux Operating System	36
On the Windows Operating System	30
Installation and Licensing of ISF Design Suite	40
Downloading and Installing Tool and IP Licenses	40
The Connectivity Design is Ready for Modification	42
Modifying the Spartan-6 FPGA Connectivity Targeted Reference Design .	43
Hardware Modifications	43
Test Setup	45
Software Modifications	45
Linux Operating System	45
Windows Operating System	46
Next Steps	46
Connectivity TRD Modules	46
PCI Express	48
Multiport Virtual FIFO and Memory Controller Block	49
Ethernet	50
Software Device Driver and Software Application/GUI Files and Scripts	51
Simulating the Connectivity TRD	51
Reusing the DMA IP from Northwest Logic	52
Modifications to the Connectivity TRD	52
Getting Started with the Spartan-6 FPGA IBERT Reference Design	53
IBERT Hardware Demonstration Setup Instructions	54
Reference Design Files	62
Installation is Complete	62
Warranty	63



Preface

About This Guide

This Getting Started Guide describes the contents of the Spartan®-6 FPGA Connectivity Kit and provides instructions on how to start developing connectivity systems using GTP transceivers and LogiCORETM IP in Spartan-6 FPGAs.

Additional Resources

To find additional documentation, see the Xilinx website at:

http://www.xilinx.com/support/documentation/index.htm.

To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at:

http://www.xilinx.com/support.

Use this site for technical support regarding the installation and use of the product license file. Resources include:

- WebCase for contacting Technical Support via the Internet. Phone support information is also available.
- Answer Browser for quickly scanning titles of Answers Database categories.
- Forums for discussing topics of interest in user communities.
- Training for selecting instructor-led classes and recorded e-learning options.

Additional Support

For questions regarding products within your online Product Entitlement Account, send an email message to your regional Customer Service Representative:

- Canada, USA, and South America: <u>isscs_cases@xilinx.com</u>
- Europe, Middle East, and Africa: <u>eucases@xilinx.com</u>
- Asia Pacific including Japan: <u>apaccase@xilinx.com</u>



Spartan-6 FPGA Connectivity Kit

Introduction

The Spartan®-6 FPGA Connectivity Kit helps designers quickly and efficiently develop connectivity systems. This complete, easy-to-use connectivity development and demonstration environment uses the Spartan-6 family for designing with very common standards based protocols, such as the PCI Express® and Ethernet protocols. This kit implements low-cost protocol bridging, provides higher efficiency alternative to LVDS communication, and so forth for use in multiple market segments.

Note: The screen captures in this document are conceptual representatives of their subjects and provide general information only. For the latest information, see the Xilinx® ISE® Design Suite.

Connectivity Kit Contents

This section describes the kit deliverables provided in the box and indicates what can be found on the Xilinx website.

What is Inside the Box

- Spartan-6 FPGA XC6SLX45T-3 based SP605 Evaluation Board along with:
 - Universal 12V power supply
 - Two USB A/Mini-B cables (used for download and debug)
 - One Ethernet Cat5 cable
 - One DVI-to-VGA adapter
 - Four SMA cables
 - One CompactFlash card (512 MB)
- Xilinx ISE Design Suite DVD, including:
 - ISE Foundation[™] software with ISE Simulator
 - PlanAhead[™] Design and Analysis Tool
 - Embedded Development Kit (EDK)
 - Xilinx Platform Studio (XPS)
 - Software Development Kit (SDK)
 - ChipScopeTM Pro Tool
- One USB stick containing reference designs, documentation, and demonstrations
- Operating System: Fedora 10 LiveCD

- A single seat of production netlist licenses for the Northwest Logic x1 PCIe Packet DMA IP Core for Spartan-6 LXT FPGAs (node-locked license)
- Spartan-6 FPGA Connectivity Kit documentation:
 - Welcome letter
 - Hardware Setup Guide
 - This Getting Started Guide

What is Available Online

Refer to the Xilinx website for this information:

- License for ISE Design Suite: Embedded Edition
 - http://www.xilinx.com/getproduct
 - <u>http://www.xilinx.com/tools/faq.htm</u>
- License for Northwest Logic's DMA IP core for Spartan-6 FPGAs
 - License delivered by Xilinx: http://www.xilinx.com/getproduct
 - License agreement: Northwest Logic's IP license agreement
- Development Kit home page with documentation and reference designs:
 - http://www.xilinx.com/s6connkit
 - This home page includes information on:
 - USB stick contents (the current version of the data on the USB stick is available here)
 - Schematics, Gerber, and board bill of materials (BOM)
 - Additional detailed documentation
- Technical Support
 - http://www.xilinx.com/support

Getting Started with the Connectivity Targeted Reference Design Demo

The Spartan-6 FPGA Connectivity Kit comes with a pre-built demonstration of the connectivity targeted reference design (TRD) available on the SPI x4 flash. The demo can be run before any additional tools are installed for an overview of the features of the SP605 Evaluation Board using a connectivity targeted reference design in the Spartan-6 FPGA LX45T.

Board and Connectivity Targeted Reference Design Features

The Spartan-6 FPGA connectivity reference design (see Figure 1) demonstrates the main integrated components in a Spartan-6 FPGA—the endpoint block for PCI Express, the GTP transceivers, and the memory controller block working together in an application with additional third party and in-house IP cores.

The connectivity targeted reference design is delivered in two versions— one using AXI4 protocol IP cores, and the other using IP cores with legacy interfaces (such as LocalLink).

The AXI4 protocol version of the design uses IP cores all with AXI4 interfaces, namely, LogiCORE[™] IP Spartan-6 FPGA Integrated Endpoint Block for PCI Express with AXI4-Stream user interface, Northwest Logic Packet DMA with AXI4 interface, AXI_Ethernet IP core, and Memory Interface Generator with AXI4 user interface.

The version of the design without AXI4 protocol uses LogiCORE IP Spartan-6 FPGA Integrated Endpoint Block for PCI Express with transaction layer (TRN) user interface, Northwest Logic Packet DMA, XPS-LL-TEMAC IP core (using Tri-mode Ethernet MAC IP)) and Memory Interface Generator IP for Spartan-6 Memory Controller Block.

Note: This document refers to the AXI4 protocol version of the TRD. Differences for versions without AXI4 protocol are pointed out, as required.



Figure 1: Block Diagram of the Spartan-6 FPGA Connectivity Reference Design

The Spartan-6 FPGA connectivity targeted reference design features these components:

- 1-lane LogiCORE IP Spartan-6 FPGA Integrated Endpoint Block for PCI Express
- A performance monitor tracks the PCIe® data bandwidth through the transaction layer packet (TLP) utilization.
- Packet DMA for PCI Express from Northwest Logic, a multichannel DMA that:
 - Supports full-duplex operation with independent receive (card to system: C2S channel) and transmit (system to card: S2C) paths
 - Provides a packetized interface on the backend similar to LocalLink
 - Monitors data transfers in the receive and transmit directions
 - Provides a control plane interface to access user-defined registers

An adaptation layer is built around the Packet DMA to make it AXI4 interface compliant. The LocalLink based user streaming interface is now the AXI4-Stream interface and the target interface for control plane is AXI4-Lite Master.

Multi-port Virtual FIFO

A highly efficient layer using the Spartan-6 FPGA memory controller block and an external DDR3 memory device.

• AXI_Ethernet (using the Tri-Mode Ethernet MAC) IP core along with an AXI4-Lite slave interface.

The Ethernet application is demonstrated in two modes:

- GMII mode using an external PHY on-board.
- 1000BASE-X mode using the GTP transceivers in the Spartan-6 FPGA through an additional 1000BASE-X PCS-PMA LogiCORE IP enabled through a parameter option in the AXI_Ethernet IP core.
- In the non-AXI4 protocol version, this IP is connected externally and is not a part of the XPS-LL-TEMAC IP core.

In the AXI4 protocol version of the TRD, AXI4-Lite is the control plane interface for register programming. In the version without AXI4 protocol, PLBv46 is the control plane interface for register programming.

Connectivity Targeted Reference Design Hardware Demonstration Setup

This section describes how to set up the hardware for the connectivity targeted reference design demonstration.

1. This demonstration outlines a bridging function between PCIe and Gigabit Ethernet protocols. It also provides accesses to an onboard DDR3 memory device.

Here is a list of the equipment needed to run the hardware demonstration:

- Spartan-6 FPGA Connectivity Kit
- PC system with a x1 PCIe slot on the motherboard, CD ROM drive, and a USB port
- Monitor, keyboard, and mouse
- Live Ethernet connection (preferably Gigabit Ethernet)
- Operating System: Linux-based Fedora 10 LiveCD or Windows XP with Service Pack 3
- 2. Run the alternate demonstration.

If there is no access to any of the elements in step 1, refer to Getting Started with the Spartan-6 FPGA IBERT Reference Design, page 53 to alternately bring up the SP605 board included in the Spartan-6 FPGA Connectivity Kit. Otherwise, continue with the PCIe to Gigabit Ethernet protocol demonstration in step 3.

3. If the instructions in the Spartan-6 FPGA Connectivity Kit Hardware Setup Guide have already been completed to bring up the Spartan-6 FPGA Connectivity Kit, proceed to Evaluating the Spartan-6 FPGA Connectivity Targeted Reference Design, page 36; otherwise, continue to step 4.


UG665_02_112409

Figure 2: MAC Address of the SP605 Board

The next two steps configure the SP605 board to utilize the Spartan-6 FPGA Connectivity Targeted Reference Design with a Network Interface Controller function enabled.

- 5. Hardware Setup I Connect the power connector:
 - a. Turn the PC system off.
 - b. Connect the PC system's 12V ATX power supply's available 4-pin power connector (similar to the one attached to a CD ROM) to the board (J27). See Figure 3.
 - c. The power switch SW2 should be switched to the ON (down) position.



Figure 3: 12V ATX Power Supply Connector

- 6. Hardware Setup II Insert the SP605 board into an empty PCI Express slot:
 - a. Identify the slot on the motherboard of the PC system.
 - b. Insert the SP605 board into the PCI Express slot through the PCIe x1 edge connector (see Figure 4).



UG665_04_121509

Figure 4: Identify and Insert the SP605 Board in the Slot for PCI Express

- c. Connect an Ethernet LAN cable in the RJ-45 slot. Connect the other end to an Ethernet wall socket. Disconnect or disable any existing Ethernet connections on the PC system.
- d. For this demo, the FPGA is programmed by a PCIe to Gigabit Ethernet design preloaded on the SPI x4 flash at power on.

Testing with Linux Operating System

- 1. Configure the desktop PC to boot from the CD ROM:
 - a. Power the PC system on, and watch the initial BIOS screen for a prompt that indicates which key to use for either:
 - A boot menu or
 - The BIOS setup utility
 - b. If such a prompt is not visible, refer to the manufacturer's documentation for the PC system. On many systems, the required key is F12, F2, F1, or Delete.
 - c. Adjust the boot menu or BIOS boot order settings to make sure that the CD ROM is the first drive in the boot order.
 - d. Eject the CD ROM bay and load *Fedora 10 LiveCD*.
 - e. Save changes and exit the boot menu or BIOS setup.
 - f. The PC system will boot from the CD ROM.

In the next three steps, the PC system is booted with a Linux operating system (Fedora 10 LiveCD) and the device drivers are loaded to make the connection between the hardware SP605 board and the software application.

- 2. Boot Fedora OS Live and automatically log in:
 - a. The images in Figure 5 are displayed on power up. Wait two to three minutes, depending on the system configuration.



UG665_05_112409

Figure 5: Fedora Screens

- b. Click **Login** to enter. Wait one to two minutes, depending on the system configuration.
- 3. Copy the contents of the USB flash drive:
 - a. The reference design files are provided on the USB flash drive delivered with the kit.
 - b. Insert the USB flash drive into a USB connector of the PC system.
 - c. Wait for the Fedora 10 operating system to mount the USB flash. When the flash is mounted, an icon pops up on the desktop.
 - d. Double-click on the USB flash drive icon and copy the s6_pcie_dma_ddr3_gbe_axi folder into the liveuser's home folder/directory. Note that the design folder for the version of the TRD without AXI4 protocol is called s6_pcie_dma_ddr3_gbe. However, the directory structure and general setup instructions are common between the two designs.
 - e. To unmount the USB flash, right-click on the USB flash drive icon and select **Unmount Volume**.

- 4. Compile the driver and insert the kernel module:
 - a. Navigate to the s6_pcie_dma_ddr3_gbe_axi folder.
 - b. Double-click **s6_trd_driver_build** to build the kernel objects and a GUI (see Figure 6). Wait one to two minutes for this step to complete.



Figure 6: Build and Insert the Spartan-6 FPGA PCIe to Gigabit Ethernet Driver

- c. A window prompt appears as shown in Figure 7.
 - Click Run in Terminal to proceed.
 - Wait approximately one to two minutes for this step to complete.

Ê1				×
Do you want to run "s6_tr or display its contents?		"s6_trd_driver_b nts?	uild",	
V	"s6_trd_driv	ver_build" is an e	executable text file.	
Run in ;	<u>T</u> erminal	<u>D</u> isplay	<u>Cancel</u>	<u>R</u> un
				UG665_07_112409

Figure 7: Run s6_trd_driver_build

d. Scroll and check the terminal for errors. If there are none, press any key to exit the terminal window.

e. Double-click **s6_trd_driver_insert** to insert the driver modules into the kernel (see Figure 8).

Ê				s6_pcie_dma	a_ddr3_gbe_axi	_ + X
<u>F</u> ile	<u>E</u> dit	View	Places	<u>H</u> elp		
	de	esign		doc	linux_driver	windows_driver
	xp	omon		s6_trd_app_gui	s6_trd_driver_build	s6_trd_driver_insert
	Å.					
s6_	trd_dri	iver_rer	nove	x_s6_trd_setup		
💼 s6	5_pcie	_dma_d	dr3 🗸	"s6_trd_driver_inse	ert" selected (347 bytes)	
						UG665 08 111511

Figure 8: File to Insert the Driver Modules into the Kernel

f. A window prompt appears as shown in Figure 7. Click **Run in Terminal** to proceed.



Figure 9: Run s6_trd_driver_insert

g. Scroll and check the terminal for errors. If there are none, press any key to exit the terminal window.

In the next five steps, the Ethernet LAN connection to the SP605 board is set up and configured to enable and perform the Network Interface Controller function.

5. Network Setup I – Configure the network:

Add a new network device:

- Open the Network Configuration GUI.
- Select System \rightarrow Administration \rightarrow Network (see Figure 10).



Figure 10: Navigate to Open the Network Configuration GUI

8	Ne	etwork Cor	nfiguration	
<u>File</u> Pro	ofile <u>H</u> elp			
New	Edit	Copy Del	ete Acti	vate Deactivate
Dev <u>i</u> ces	Hard <u>w</u> are	D <u>N</u> S Host	:s	
	You may physical I associate	configure hardware he d with a sing	network dev re. Multiple k le piece of har	ices associated with ogical devices can be dware.
Profile	Status	Device	Nickname	Туре
Active profile: Common				
Active pro	ofile: Comm	ion		
				LIG665 11 121700

Figure 11: Network Configuration Dialog

6. Network Setup II – Create a new device:

The Hardware tab shows the hardware devices present. For the example flow in this document, the SP605 board is identified as *eth1* as shown in Figure 12.

Note: The SP605 board might not always be eth1. It depends on the existing Ethernet interfaces on the system.

🔒 Network	Configurat	ion	
<u>F</u> ile <u>P</u> rofile <u>H</u> elp			
New Edit Copy) Delete		
Dev <u>i</u> c s Hard <u>w</u> are D <u>I</u> S	H <u>o</u> sts		
You may configure physically attache	e network h d to the con	ardware nputer here.	
Description	Туре	Device	Status
	Ethernet	eth1	system
	Ethernet	📑 pan0	system
Intel Corporation 82567LN	Ethernet	📑 eth0	system
C.			
Active profile: Common			

Figure 12: Hardware Tab

a. The Devices tab is empty.

To get the SP605 board to appear in the Devices tab (see Figure 13), a new Ethernet connection needs to be created:

- Click the Devices tab.
- Select New \rightarrow Create New Ethernet Connection.

₽ -	Ne	twork Con	figuration	_ + X
<u>File</u> Pro	file <u>H</u> elp			
New	्री idit	Copy Dela	ete Activ	vate Deactivate
Dev <u>i</u> ces	Hord <u>w</u> are	DNS Host	s	
Đ	physical h associated	configure ardware he I with a sing	network devi re. Multiple lo le piece of har	ces associated with gical devices can be dware.
Profile	Status	Device	Nickname	Туре
Active pro	file: Comm	on		
				UG665 13 120109

Figure 13: **Devices Tab**

- 7. Network Setup III Create a new Ethernet connection:
 - a. Follow the instructions on the screen to complete the setup process. If the Ethernet connection is already working, this NIC is detected as the eth1 interface. Select **eth1**.

Note: The SP605 board might not always be eth1. It depends on the existing Ethernet interfaces on the system.

- b. IP address assignment can be static or dynamic depending on the network setup.
 - Contact your network administrator to understand the IP address assignment on the network and to obtain the necessary settings for network configuration.
 - Enter the appropriate DNS settings for DHCP configuration as per the network administrator's instructions.
- c. Save changes by selecting $File \rightarrow Save$, and click **OK** to accept the changes.
- d. When this step is complete, the screen in Figure 14 appears.

Network Configuration	- + X
<u>File P</u> rofile <u>H</u> elp	
New Edit Copy Delete Activate Deacti	ivate
Dev <u>i</u> ces Hard <u>w</u> are D <u>N</u> S H <u>o</u> sts	
You may configure network devices associate physical hardware here. Multiple logical devices associated with a single piece of hardware.	ed with can be
Profile Status Device Nickname Type	
🔽 🚿 Inactive 👜 eth1 eth1 🛛 Ethernet	
Active profile: Common (modified)	

UG665_14_112409

Figure 14: New Ethernet Connection

- 8. Network Setup IV Assign the MAC address:
 - a. Open a terminal by selecting **Applications** \rightarrow **System Tools** \rightarrow **Terminal**.
 - b. Navigate and change the directory to s6_pcie_dma_ddr3_gbe_axi. \$ cd s6_pcie_dma_ddr3_gbe_axi

c. Use the ifconfig utility to check the device (see Figure 15).

\$ /sbin/ifconfig eth1



UG665_15_090810

Figure 15: Assigning the MAC Address to the NIC

d. Set the MAC address for the Ethernet MAC in the design using the provided script. Use the MAC address obtained in step 3, page 13.

\$./setmac_id eth1 <SP605_MAC_ID>

e.g., ./setmac_id eth1 00:01:02:03:04:05

e. When the MAC ID is assigned, retry the ifconfig utility to verify that the MAC ID is assigned to the NIC.

\$ /sbin/ifconfig eth1

- 9. Network Setup V Activate the Ethernet connection:
 - a. Open the Network Configuration GUI.
 - b. Activate the Ethernet interface by clicking the Activate button (see Figure 16).

8	Net	work Con	figuration		
<u>File</u> Pro	ofile <u>H</u> elp				
New	Edit C	opy Dele	te Act) ivate Dea	tivate
Devices	Hard <u>w</u> are	D <u>N</u> S Hosts	5		
	You may configure network to the second ted with physical hardware here. Multiple logical devices can be associated with a single piece of hardware.				
Profile	Status	Device	Nickname	Туре	
\checkmark	👏 Inactive	ethl 🔤	eth1	Etherne	et
✓ M M Ethernet					
Active pro	ofile: Commo	n (modified)		
					IG665 16 112/00

Figure 16: Activating the Spartan-6 FPGA NIC

- c. Set the Internet preferences:
 - Click on System \rightarrow Preferences \rightarrow Internet and Network Proxy \rightarrow Network Proxy.
 - Contact your network administrator for more details on these settings.
- d. Now the Internet can be browsed.
 - To launch the web browser, select Applications \rightarrow Internet \rightarrow Firefox Web Browser.
 - Wait for one to two minutes for the browser window to display on the screen, depending on the system configuration.

Testing with the Windows XP Operating System

Copy the contents of the USB flash drive

The reference design files are provided on the USB flash drive delivered with the connectivity kit. Insert the flash drive into a USB connector on the PC system and copy the s6_pcie_dma_ddr3_gbe_axi directory to the PC system.

Note: Ensure that the path where the s6_pcie_dma_ddr3_gbe_axi directory is located does not have spaces.

Install the Drivers and GUI

 Navigate to the s6_pcie_dma_ddr3_gbe_axi directory. Double click x_s6_trd_setup.exe (Figure 17).



Figure 17: Location of x_s6_trd_setup.exe

2. When the InstallShield Wizard dialog box opens, click Next (Figure 18).



Figure 18: InstallShield Wizard

3. When the Setup Type dialog box opens, select **Typical** (Figure 19). This option installs the driver files and directories to the C:\Program Files directory. Click **Next**.

Xilinx Spartan-6 Connectivity TRD	
Setup Type Select the setup type that best suits your needs.	
Click the type of setup you prefer. Custom Typical	Description This option will install drivers and GUI in typical folder path
InstallShield	Back Next > Cancel

Figure 19: Typical Setup Selected

4. When the XNIC driver selection dialog box opens (Figure 20), select the driver type that matches the MAC to PHY interface used by the SP605 board. For example, if the bitfile programs the SP605 board to use GMII, select **GMII**. Click **Next**.

Xilinx Spartan-6 Connectivity TRD	
Setup Type Select the setup type that best suits your needs	
Click the Xnic driver you prefer.	
C 1000BaseX	
С ЈИМВО	
(€ GMII	
Installahield	< Back Next > Cancel
GMII	< Back Next > Cancel

Figure 20: XNIC Driver Selection

5. The current settings show the destination directory where the program files will be located (Figure 21). Review and click **Next**.

Xilinx Spartan-6 Connectivity TRD	
Start Copying Files Review settings before copying files.	
Setup has enough information to start copying change any settings, click Back. If you are sal copying files.	the program files. If you want to review or tisfied with the settings, click Next to begin
Current Settings:	
Setup Type : Typical Destination Directory : c:\Program FilesWilinx c:\Program FilesWilinx IncWilinx Spartan-6 Co	InctXilinx Spartan-6 Connectivity TRD\
<	>
InstallShield	
	< Back Next > Cancel
	UG665_57_102

Figure 21: Review Settings Window

6. When the InstallShield Wizard Complete dialog box opens (Figure 22), click **Finish**.



Figure 22: Installation Complete

Add Hardware Wizard

After the drivers are detected by Windows, the Add Hardware Wizard opens (Figure 23). Click **Next**.



Figure 23: Add new Hardware Wizard

Add Xilinx DMA Driver Device

1. When the Found New Hardware Wizard opens (Figure 24). Select **Install the software automatically** and click **Next**.



Figure 24: Found XDMA Hardware

2.



When the XDMA driver is installed Figure 25 opens. Click **Finish**.

Figure 25: XDMA Driver Installation Complete

Add Xilinx Ethernet Adapter

1. Figure 26 indicates the Add Hardware Wizard detects the XNIC driver must be installed. Select **Install the software automatically** and click **Next**.



Figure 26: Found XNIC Hardware

2. Select the appropriate Xilinx Ethernet Adapter and click Next (Figure 27).

Found New Hardware Wizar	d		
Please select the best matc	h for your l	hardware from	the list below.
Xilinx Ethernet Ada	pter		
Description	Version	Manufacturer	Location
Xilinx Ethernet Adapter	6.0.5019.0	Xilinx	c:\windows\inf\oem6.inf
Xilinx Ethernet Adapter	6.0.5019.0	Xilinx	c:\windows\inf\oem10.inf
<			>
This driver is not dig <u>Tell me why driver signing</u>	gitally signe ng is importar	ed! 11 K Back	Next > Cancel
			LIG665 63 102511

Figure 27: Ethernet Adapter Selection

3. If the dialog box shown in Figure 28 opens, click Continue Anyway.



Figure 28: Windows Compatibility Test Dialog Box

<section-header><section-header>

4. When the XNIC driver is installed Figure 29 opens. Click Finish.

Figure 29: XNIC Driver Installation Complete

Add Xilinx Block Driver Device

1. Figure 30 indicates the Add Hardware Wizard detects the XBLOCK driver must be installed. Select **Install the software automatically** and click **Next**.



Figure 30: Found XBLOCK Hardware

2. When the XBLOCK driver is installed Figure 31 opens. Click Finish.



Figure 31: XBLOCK Driver Installation Complete

3. Upon completion, the Add Hardware Wizard lists the devices installed. Click **Finish** (Figure 32).



UG665_68_102511

Figure 32: List of Installed Drivers

Note: Running $x_s6_trd_setup.exe$ after the drivers are installed will uninstall the drivers and clean the install folders. Do not run $x_s6_trd_setup.exe$ except when installing new versions of the drivers.

Configuration

After the drivers are installed, Configure the Xilinx Ethernet Adapter as follows:

- 1. Browse to Network Connections and click Set up a home or small office network.
- 2. Right click on the **Local Area Connection** *n*, where *n* depends on the number of LAN ports supported in the PC that has Xilinx Ethernet Adapter in the Device Name field.
- 3. Click Properties as shown in Figure 33.



Figure 33: Local Area Connection Properties

4. When the Local Area Connection *n* properties window opens (Figure 34), select the **General** tab and click **Configure**.

🗕 Local Area Connection 23 Properties 🛛 🔹 💽						
General Advanced						
Connect using:						
Xilinx Ethernet Adapter #3						
This connection uses the following items:						
Allows your computer to access resources on a Microsoft network.						
 Show icon in notification area when connected Notify me when this connection has limited or no connectivity 						
OK Cancel						
UG665_72_121411						

Figure 34: Local Area Connection Properties

5. Click the **Advanced** tab. Select **Locally Administered Address** as shown in Figure 35. Enter a value that matches with one written on the edge of your SP605 board (as shown in Figure 2, page 14). Click **OK**.

Xilinx Ethernet Adapter #3 Prope	rties 🛛 🕐 🔀
General Advanced Driver	
The following properties are available for the property you want to change on the on the right. Property: Checksum Offload LinkSpeed Locally Administered Address Promiscuous Mode	r this network adapter. Click left, and then select its value Value: © 000A3501EF1B © Not Present
	OK Cancel

UG665_73_121411

Figure 35: Advanced Configuration Option

6. On the Local Area Connection n Properties window, select **Internet Protocol (TCP/IP)** selection as shown in Figure 36 to configure the IP address of you Xilinx Ethernet Adapter.

📥 Local Area Connection 23 Properties 🛛 🔹 🔀								
General Advanced								
Connect using:								
I Xilinx Ethernet Adapter #3								
This connection uses the following items:								
File and Printer Sharing for Microsoft Networks QoS Packet Scheduler Internet Protocol (TCP/IP)								
Install Uninstall Properties								
Description Transmission Control Protocol/Internet Protocol. The default wide area network protocol that provides communication across diverse interconnected networks.								
Show icon in notification area when connected Notify me when this connection has limited or no connectivity								
OK Cancel								

Figure 36: Internet Protocol Properties

Note: IP address allocation varies based on the network connection. Contact the network administrator to obtain network connection details on type of network connection (for example, whether IP address allocation is static or dynamic) and proxy settings requirements, if any.

The Spartan-6 FPGA Connectivity Kit is now set up. The pre-built connectivity targeted reference design demonstration has been tested, using the built-in block for PCI Express (x1 PCI Express v1.1 specification configuration), Ethernet LogiCORE IP module, a Virtual FIFO memory controller designed around the built-in memory controller block, which interfaces to the onboard DDR3 memory, and a third-party DMA controller for PCI Express.

Evaluating the Spartan-6 FPGA Connectivity Targeted Reference Design

The Spartan-6 FPGA Connectivity Targeted Reference Design provides a Performance and Status monitor application and GUI. The application enables customers to evaluate different system parameter optimizations. This section demonstrates key performance criteria for the Memory and the PCI Express interfaces.

To evaluate the Spartan-6 FPGA connectivity targeted reference design:

On the Linux Operating System

- 1. Launch the connectivity targeted reference design in the Performance Monitor:
 - a. Navigate to the s6_pcie_dma_ddr3_gbe_axi folder.
 - b. Double-click **s6_trd_app_gui** to launch the Xilinx Performance Monitor and Status GUI.



Figure 37: Flle to Launch the Xilinx Performance and Status Monitor GUI

c. A window prompt appears as shown in Figure 38. Click **Run in Terminal** to proceed.



Figure 38: Run s6_trd_app_gui

On the Windows Operating System

To launch the Performance and Status Monitor application (Figure 40) from the desktop, double-click the **xpmon icon** (Figure 39). The xpmon icon is also available in the C:\ProgramFiles\XilinxInc\Xilinx Spartan-6 Connectivity Kit-SP605 directory.



Figure 39: Xilinx Performance and Status Monitor Icon

			Enable Intern	al GT Loopback		255	Max Packet So	20 90%5	Start Test
		Memory Path:			Min Packet Size	256	Max Packet Sk	4096	Start Test
oad Statistics	System S	Ratus PCIe S	tatistics						
DMA & Softwar Network Path:	e Statu	r Transmit	Receiv	e	Memory Path :		Transmit	Receive	
Throughput(Gb)	ps)	0.000	0.000		Throughput(Gbps)		0.000	0.000	
DMA Active Tim	e(ns)	1000000000	100000	0000	0 DMA Active Time(ns)	ns)	1000000000	100000000	10
DMA Wait Time	(ns)	1000000000	D 16 DMA Wat Time	DMA Wait Time(ns)	100000000	16		
BD Errors		0	0	BD Errors		0	0		
BD Short Errors	0	n/a		BD Short Errors		0	nia	n/a	
		999	999		# SW BDs		999	999	
# SN Butters 0		998		# SW Buffers		1000	1000		
Interr Int - PCle Transmit (w PCle Receive (re	upts En GT Loop rites) ((abled back kpps) 0.0 (bps) 0.0	00		Interrug	its Ene	bled 🗹		
PCle Status									-
Link Status	Up		Vendor ID	0x10ee			MPS (bytes)	128	-
	2.5 G	ops	Device ID	0x6011			MPRCS (bytes)	Legacy	
Link Speed							a normalized		-

Figure 40: Xilinx Performance Monitor GUI

- 1. Set up the test in the Performance Monitor:
 - a. Two Data Transmission options are provided:
 - Network Path

Because there is already a connection to the Ethernet, setting Network Path (Ethernet) options is not available through the GUI interface.

- Memory Path (DDR3)

- b. This *Packet Size* option is provided:
 - Memory Path (DDR3)
 - Minimum Packet Size: Choose a value between 256 4096
 - Maximum Packet Size: Choose a value between 256 4096
- 2. Execute the test and view payload statistics in Performance Monitor:
 - a. Click **Start Test** to start the performance test.
 - b. View the payload statistics to review data transfers on the Network Path (Ethernet) and Memory Path (DDR3) channels of the DMA engine (see Figure 41).

Network Path. Enchlo Internal			Max Dacket Size		Start Text
Network Paul: Enable Internal	GT LOOPDACK 🔲 Mini Packet Size	04		1600	
Memory Path:	Min Packet Size	4096	Max Packet Size	4096	Stop Test
load Statistics System Status PCIe Statistics					
Mbps 1000	Mbps 1000				
800	800				
600	600				
400	400				
200	200				
200			01		
Network Path: DMA Transmit	Statistics		Network Pa	th: DMA	Receive Statistics
Mbps	Mbps 1800				
1500	1500				
1200	1200				
900	900				
600	600				
300	300				
Memory Path: DMA Transmit	Statistics		Memory Pa	th: DMA	Receive Statistics
•					
01 Spartap 6 Coppectivity TRD v1 0 with AXI suppo	+				

Figure 41: DDR3 Memory Interface Performance

View the PCIe statistics in Performance Monitor (see Figure 42).
 Click PCIe Statistics to view data transfer numbers on the PCIe interface.

PARTAN♥			E XIL
Network Path: Enable Intern	al GT Loopback 🗌 Min Packet Size 64	Max Packet Size 1600	
Memory Path yload Statistics System Statis	Min Packet Size 4096	Max Packet Size 4096	Stop Test
Mbps 1800	Mbps 1800	I	
1500	1500		
1200	1200		
900	900		
600	600		
300	300		
PCIe Transmit (writes) Sta	tistics	PCIe Receive (read	s) Statistics



4. Review the system status (see Figure 43):

Click System Status to review:

- PCIe link status, Vendor ID, and Device ID information
- DMA data/channel activity for the Ethernet and DDR3 interfaces

	letwork Path: Enabl	e Internal GT Loopback	c 🗌 Min Packet Size 64	Max	Packet Size		
	lemony Path:		Min Packet Size 4096	Max	Packet Size	4096	Stop Test
Statistics System	m Status I Cla Sta	istics		_			
Statistics System	n status incle sta	asucs					
MA & Software	Status						
etwork Path:	Transmit	Receive	Memory Pa	ath:	Trans	mit	Receive
oughput (Gbps)	0.000	0.000	Throughput (Gbps)	1.587		1.587
Active Time (ns)	1000000000	1000000000	DMA Active Tir	ne (ns)	10000000	00	1000000000
Wait Time (ns)	1000000000	16	DMA Wait Tim	e (ns)	16		16
BD Errors	0	0	BD Error	s	0		0
Short Errors	0	n/a	BD Short Er	BD Short Errors	0		n/a
# SW BDs	999	999	# SW BD	s	999		999
SW Buffers	0	998	# SW Buff	ers	1000		1000
Interrupts	Enabled		In	terrupts	s Enabled		
Int GT Lo	oopback 🗌						
e Transmit (write	s) (Gbps) 1.723						
e Receive (read	s) (Gbps) [1.714						
DCIa Status		Vender ID	0×1000	MDC /	hutor)	25.6	1
PCIe Status	Un		OVIDEE	MP3 (I	uytes)	2.50	
PCIe Status Link Status	Up 2.5 Gbps	Device ID	0×6011	MDDC	(hyter)	512	
PCIe Status .ink Status .ink Speed .ink Width	Up 2.5 Gbps	Device ID	0x6011	MRRS ((bytes)	512	-
PCle Status .ink Status .ink Speed .ink Width	Up 2.5 Gbps x1	Device ID	0x6011	MRRS (Inter	(bytes)	Legacy	
PCle Status .ink Status .ink Speed Link Width	Up 2.5 Gbps x1	Device ID	0x6011	MRRS (Inter	(bytes)	Legacy	
PCIe Status ink Status ink Speed .ink Width	Up 2.5 Gbps x1	Device ID	0x6011	MRRS (Inter	(bytes) [rupts [Legacy]

Figure 43: System Status Information

Congratulations! The system performance of the Spartan-6 FPGA Connectivity Kit has been evaluated using the pre-built demonstration design. This design includes the built-in block for PCI Express (x1 PCI Express v1.1 specification configuration), Ethernet LogiCORE IP, a Virtual FIFO memory controller designed around the built-in memory controller block, which interfaces to the onboard DDR3 memory, and a third-party DMA controller for PCI Express.

Installation and Licensing of ISE Design Suite

This Spartan-6 FPGA Connectivity Kit comes with an entitlement to a full seat of the ISE Design Suite: Embedded Edition that is device locked to a Spartan-6 LX45T FPGA. This software can be installed from the DVD or the Web installer can be downloaded from http://www.xilinx.com/support/download/index.htm.

For detailed information on licensing and installation, refer to UG631, *ISE Design Suite: Installation, Licensing, and Release Notes,* located on the Xilinx documentation site at http://www.xilinx.com/support/documentation.

Downloading and Installing Tool and IP Licenses

This connectivity kit provides an entitlement to a node-locked license to the ISE Design Suite: Embedded Edition and all associated updates for a one-year period. This connectivity kit also provides an entitlement to a single seat of production netlist licenses for the Northwest Logic x1 PCIe Packet DMA IP Core for Spartan-6 LXT FPGAs (node-locked license), and all associated updates for a one-year period.

The files for the production netlist of Northwest Logic Packet DMA IP core for PCI Express are available on the USB stick included with the Spartan-6 FPGA Connectivity Kit. The

entitlement is activated after the licensing steps below are completed. With the Production Netlist, designers are entitled to target their designs to any Spartan-6 FPGA.

The key steps to download and install the ISE Design Suite and Northwest Logic IP licenses for the PC are:

- Visit the Xilinx software registration and entitlement site at: http://www.xilinx.com/getproduct
- 2. Log in to an existing account or create a new account, if needed (see Figure 44).

Sign in to Xilinx Product Download and Licensing Site

User ID Password	Forgot your password? Sign In	Don't have a Xilinx account yet? > Choose to receive important news and product information > Gain access to special content > Personalize your web experience on Xilinx.com > Create Account
		LIG665 22 112409

Figure 44: Xilinx Product Download and Licensing Site

- 3. After logging in, there might be a prompt to verify your shipping address. After the shipping address has been verified or updated, click **Next**.
- 4. Select these checkboxes (see Figure 45):
 - ISE Design Suite: Embedded Spartan-6 LX45T Device Locked Edition
 - Spartan-6 FPGA Connectivity Kit, NWL x1 Packet DMA Back End Core, Node-Locked License, Single Seat

Note: The delivered design is built with an evaluation version of the DMA netlist. To to build a design with a full netlist, obtain the license and then refer to steps mentioned in the readme.txt file in the s6_pcie_dma_ddr3_gbe_axi directory.

Then click Generate Node-Locked License.

1. Download Software	2. Software Updates	3. Create Nev	w Licenses	4. Manage L	icenses		
Create a New License Fi	le						
Create a new license file	by making your product	selections from	the table be	ow. ?			
Olick here to add Evalua	<i>ation</i> and <i>No Charge</i> cores t	o product table					
Product			Туре	License	Available Seats	Status	Subscription End Date
Select following of	check boxes						
⊠SE Design Suite ⊠ \$partan-6 FPGA and click Gener a	: Embedded Spartan-6 Connectivity Kit, NWL I te Node-Locked I	3 LX45T Devic ⊥x1 Packet D№ L icense	e Locked Ed 1A Back End	dition I Core, Node-	Locked Lic	ense, Single	Seat
Generate Node-Locked Lic	INSE						
						U	G665_23_112409

Figure 45: Create a New License File

- 5. Follow the instructions to generate the license by providing your Host OS information and Host ID (disk serial number or Ethernet MAC address).
- 6. Click the **Manage Licenses** tab to download the license file or to check your email for the license file attachment.
- To start the Xilinx License Manager, select Start → Programs → ISE Design Suite → Manage Xilinx Licenses and click Copy License to install the license on the computer (see Figure 46).

Xilinx License Configuration Manager	
Acquire a License Manage Xilinx Licenses	
Instructions: Xilinx applications automatically detect valid, node-locked copy a license file into this directory. Copy License To point to a floating server license, or to point to license files in locatin need to make these settings outside of this application.) Examples: 12 (Linux)	l licenses (*.lic) residing in the local .Xlinx directory, Use the Copy License button to ons other than .Xlinx, set one of the environment variables below. (Linux users will 234@server;C:\licenses\Xilinx.lic (Windows) or 1234@server:/usr/local/flexIm
XILINXD_LICENSE_FILE	Set
	Set
	UG655 24 1

Figure 46: Manage Xilinx Licenses

The Xilinx ISE Design Suite: Embedded Edition can now be used to create or modify custom connectivity systems using the Spartan-6 LX45T FPGA resources.

For detailed information on licensing and installation, refer to UG631, *ISE Design Suite: Installation, Licensing, and Release Notes,* located on the Xilinx documentation site at http://www.xilinx.com/support/documentation.

Congratulations! The ISE Design Suite tools and the Northwest Logic DMA IP core are now installed and the licenses are set up for the Embedded Edition of the tools and the core.

The Connectivity Design is Ready for Modification

Now that the FPGA-based connectivity demonstration has been set up and evaluated and installation is complete of the ISE Design Suite: Embedded Edition, the connectivity design for the Spartan-6 FPGA LX45T can be modified. This step provides an understanding of the simplified flow of the Xilinx tools and design methodologies as they apply to the Spartan-6 FPGA Connectivity Kit and the connectivity targeted reference design.

Modifying the Spartan-6 FPGA Connectivity Targeted Reference Design

This section describes how to modify the design:

- Hardware and RTL modifications
- Software and driver modifications

Hardware Modifications

This section describes how the hardware is modified. This exercise modifies the *PCI Express Vendor ID*.

To make RTL design changes and implement the design, follow these steps:

- 1. Use the PC system or laptop on which the Xilinx design tools were installed.
- 2. Copy the contents of the included USB stick into a local directory on this machine.
- 3. Make design changes:
 - a. Navigate to the s6_pcie_dma_ddr3_gbe_axi/design/source/ directory.
 - b. Edit the s6_pcie_dma_ddr3_gbe_axi.v file.
 - c. Search for this string: CFG_VEN_ID.
 - d. Change the alphanumeric value *10EE* on this line to the Vendor ID assigned to your company by PCI-SIG (e.g., the Vendor ID for Xilinx is *10EE*). Change this value to *19AA*. With these changes, the line reads as:

localparam [15:0] CFG_VEN_ID = 16'h19AA;

- e. Save changes and exit.
- 4. Build and implement the design:
 - a. Open a terminal window. Set up Xilinx environment for tools.
 - b. Navigate to the s6_pcie_dma_ddr3_gbe_axi/design/implement/ directory.
 - c. Follow the implementation flow steps depending on the operating system:
 - For Linux: Navigate to the lin directory and execute this command on the command line:
 - \$./implement_gmii.sh (for a GMII design using the Marvell PHY)
 - For Windows: Navigate to the nt directory and execute **implement_gmii.bat** (for a GMII design using the Marvell PHY)
 - d. After successful implementation of the design, a results folder with these FPGA programming files is generated:
 - FPGA programming bit file: <filename>.bit (in this case, it is sp605_use_gmii.bit)
 - SPI x4 flash programming MCS file: <filename>.mcs (in this case, it is sp605_use_gmii.mcs)
- 5. Program the FPGA:
 - a. If the SP605 board is still plugged into the PC system, shut down the PC system and remove the SP605 board.
 - b. To program the FPGA using SPI x4 flash, change the Mode switch (SW1) settings to: M0 = 1 and M1 = 0.

- c. Ensure that jumper J46 is ON (the jumper is in place).
- d. For all other SP605 switch and jumper settings, keep them at the factory default configuration as indicated in <u>UG526</u>, *SP605 Hardware User Guide*.
- 6. Set up the board:
 - a. Connect the mini USB cable to the USB-JTAG connector as shown in Figure 47. The other end of the USB cable is connected to the PC system or laptop on which the Xilinx design tools were installed.



Figure 47: Connecting the USB Cable

- b. Use the included wall power adapter to provide 12V power to the 6-pin connector.
- 7. Program the onboard SPI x4 flash:
 - a. Open a terminal window.
 - b. Navigate to the s6_pcie_dma_ddr3_gbe_axi/design/reference/ configuration directory.
 - c. Copy the FPGA programming files from the implementation directory to this directory.
 - FPGA programming bit file: <filename>.bit
 - SPI x4 flash programming MCS file: <filename>.mcs
 - d. Execute the FPGA programming script at the command prompt. This operation takes approximately 4 to 5 minutes to complete.
 - \$ impact -batch spi_program.cmd (for Linux based machines)
 - \$ spi_program.bat (for Windows based machines)

e. A command shell is opened. After successful completion, the *Programmed successfully* message should appear (see Figure 48).



Figure 48: Programming the SP605 Board

- f. Turn off the power switch and remove the power connector.
- g. Carefully remove the mini USB cable.

The Spartan-6 FPGA connectivity targeted reference design is now modified and programmed into the SPI x4 flash and will automatically configure at power up.

Test Setup

Follow step 1 through step 2 in Connectivity Targeted Reference Design Hardware Demonstration Setup, page 13 to insert the board in the PC system and configure the FPGA with the design changes that were implemented.

Software Modifications

This section describes how to modify the software on the Linux Operating System and on the Windows Operating System. This exercise modifies the *PCI Express Vendor ID*.

Linux Operating System

To make software design changes, follow these steps:

- 1. Use the PC system on which the SP605 Evaluation Board is installed.
- 2. Copy the contents of the included USB stick into a local directory on this machine.
 - a. Navigate to the s6_pcie_dma_ddr3_gbe_axi/driver/xdma/ directory.
 - b. Edit the xdma_base.c file.
 - c. Search for this string: #define PCI_VENDOR_ID_DMA.
 - Change the alphanumeric value 10EE found on this line, with the Vendor ID assigned to your company by PCI-SIG (e.g., the Vendor ID for Xilinx is 10EE)
 - Change this value to 19AA.

- Save the changes and exit.
- 3. Compile the driver and insert the kernel module:
 - a. Navigate to the s6_pcie_dma_ddr3_gbe_axi directory.
 - b. Double-click **s6_trd_driver_build** to build the kernel objects and a GUI (see Figure 6).

A window prompt appears as shown in Figure 7. Click **Run in Terminal** to proceed.

c. Double-click **s6_trd_driver_insert** to insert the driver modules into the kernel (see Figure 8).

A window prompt appears as shown in Figure 9. Click **Run in Terminal** to proceed.

- 4. Follow step 5 through step 9 in Connectivity Targeted Reference Design Hardware Demonstration Setup, page 13 to completely evaluate the modified settings.
- 5. Follow step 1 through step 4 in Evaluating the Spartan-6 FPGA Connectivity Targeted Reference Design, page 36 to evaluate the performance for the modified design.

Windows Operating System

To change Vendor and Device ID:

- 1. navigate to the windows_driver/xdma directory.
- 2. Open the xdma.inx file in a text editor.
- Search for the string xdma_Inst and add: %xdma.DRVDESC%=xdma_Inst, PCI\VEN_19AA&DEV_6011 This change allows the driver to support vendor ID 19AA
- 4. Save and close the file.
- 5. Recompile the drivers as described in Appendix F, Compiling Windows Drivers in <u>UG399</u>, Spartan-6 FPGA Connectivity Targeted Reference Design with AXI4 Protocol User *Guide*.
- 6. From the desktop, double-click the **XPMON** icon to launch the Performance and Status Monitor.
- Select the System Status tab to review PCIe link status, Vendor ID, and Device ID information. Confirm the vendor ID is 19AA corresponding to the change in step 3.

The Spartan-6 FPGA Connectivity Kit using the connectivity targeted reference design is now fully set up and the system performance has been evaluated. The Xilinx design flow has been reviewed for modifying the connectivity targeted reference design. This design includes the built-in block for PCI Express (x1 PCI Express v1.1 specification configuration), Ethernet LogiCORE IP, a Virtual FIFO memory controller designed around the built-in memory controller block, which interfaces to the onboard DDR3 memory, and a third-party DMA controller for PCI Express.

Next Steps

Connectivity TRD Modules

This section outlines the correlation between the design modules and corresponding design source files for the various blocks of the design. Refer to Figure 1, page 12 for the detailed block diagram of the Spartan-6 FPGA Connectivity TRD. Table 1 shows the design

file organization per module.

Table 1: Design File Organization for the Spartan-6 FPGA Connectivity TRD

Module Name	Source Files / Directories	LogiCORE IP	Connectivity TRD Source
Top-Level Module: Spartan-6 FPGA Connectivity TRD	<pre>s6_pcie_dma_ddr3_gbe_axi (AXI4 protocol version) s6_pcie_dma_ddr3_gbe (version without AXI4 protocol)</pre>		?
PCI Express (x1)	s6_pcie_axi_st (AXI4 protocol version) s6_pcie_ip (version without AXI4 protocol)	? (Endpoint for PCIe core - CORE Generator output)	
Packet DMA	dma		Netlist deliverable only (from Northwest Logic)
Multiport Virtual FIFO	memory_app		?
Memory Controller Block	mig_axi_mm (AXI4 protocol version) mig_ip (version without AXI4 protocol)	? (MIG - CORE Generator output)	
Ethernet - GMII Interface	<pre>axi_ethernet_v1_00_a (AXI4 protocol version) xps_l1_temac_v2_03_a,</pre>	? (Ethernet core - EDK IP output)	?
Ethernet 1000BASE-X	gig_eth_pcs_pma_ip (version without AXI4 protocol)	? (1000BASE-X PCS/PMA - CORE Generator output)	?
Clocking, Reset, Register Interface	common		?
Software Device Driver	linux_driver windows_driver		?
Software Application/ GUI	xpmon		?

For functional details on these modules, refer to the "Functional Description" chapter in UG 399, *Spartan-6 FPGA Connectivity Targeted Reference Design with AXI4 Protocol User Guide* for AXI4 protocol version, or UG392, *Spartan-6 FPGA Connectivity Targeted Reference Design User Guide* for version without AXI4 protocol.

PCI Express

Figure 49 shows the design module for PCI Express. Figure 50 shows the design file structure.



Figure 49: Design Module for PCI Express



Figure 50: Design Files for PCI Express

Packet DMA (with AXI4 Interface Wrapper)

Figure 51 shows the design module for Packet DMA. Figure 52 shows the design file structure.



Figure 51: Packet DMA Design Module



Figure 52: Packet DMA Design Files

Multiport Virtual FIFO and Memory Controller Block

Figure 53 shows the design module for the multiport virtual FIFO and memory controller block. Figure 54 shows the design file structure.



Figure 53: Multiport Virtual FIFO and Memory Controller Block Design Module





Ethernet

Figure 55 shows the Ethernet design module.



Figure 55: Ethernet Design Module

Software Device Driver and Software Application/GUI Files and Scripts

Figure 56 shows the design module for the software device driver and the software application/GUI files and scripts. Figure 57 shows the design file structure for the software device driver and the software application and GUI.



Figure 56: Software Device Driver and Software Application/GUI Design Module





Simulating the Connectivity TRD

A complete simulation environment is provided with the Spartan-6 FPGA Connectivity TRD. For more details on the simulation environment and the associated simulation files, refer to the "Simulation" section in the "Getting Started" chapter in UG399, *Spartan-6*

FPGA Connectivity Targeted Reference Design with AXI4 Protocol User Guide for AXI4 protocol version, or <u>UG392</u>, *Spartan-6 FPGA Connectivity Targeted Reference Design User Guide* for version without AXI4 protocol.

Reusing the DMA IP from Northwest Logic

The Packet DMA Controller IP Core for PCI Express included in the Spartan-6 FPGA Connectivity Kit is a node-locked license of a full seat of a production netlist from Northwest Logic. This 32-bit DMA IP core is optimized for the Spartan-6 FPGA architecture and can be targeted to or reused in multiple projects for design using any Spartan-6 FPGA. The DMA controller design deliverables are:

- Simulation model
- Hardware evaluation netlist (time-limited to 12 hours)
- Production netlist files:
 - The license for the DMA Controller IP from Northwest Logic is a single-seat, node-locked license entitlement.
 - This entitlement to the full production netlist is fulfilled through the OMS licensing system. Customers receive an email upon kit purchase with specific instructions for downloading the license files associated with the product. The license file is a mandatory step to unlock these production netlist files.
 - The purchase of the Spartan-6 FPGA Connectivity Kit also entitles the customer to all associated updates of the DMA Controller IP for the lifetime of the Spartan-6 FPGA Connectivity Kit. When the Spartan-6 FPGA Connectivity Kit is obsolete, the customer must contact Northwest Logic directly to extend the licensing, maintenance, support, and upgrades for this DMA Controller IP.

For design modifications and/or additional licenses for the full production version of the Northwest Logic PCIe Packet DMA IP core, refer to http://nwlogic.com/products/pci-express-solution/.

Modifications to the Connectivity TRD

The Spartan-6 FPGA Connectivity TRD is a framework for system designers to derive extensions or modify their designs. Additional possible design enhancements, modifications, and reconstructions with custom IPs and design blocks are described in the "Designing with the TRD Platform" chapter in UG399, *Spartan-6 FPGA Connectivity Targeted Reference Design with AXI4 Protocol User Guide* for AXI4 protocol version, or UG392, *Spartan-6 FPGA Connectivity Targeted Reference Design User Guide* for version without AXI4 protocol.

Getting Started with the Spartan-6 FPGA IBERT Reference Design

This Spartan-6 FPGA Connectivity Kit comes with an Integrated Bit Error Ratio Test (IBERT) reference design available on the CompactFlash. The demonstration shows the capabilities of the Spartan-6 LXT device using the GTP transceivers running at 2.5 Gb/s line rates.

The Spartan-6 FPGA IBERT reference design has these components:

- Spartan-6 FPGA GTP transceivers running at 2.5 Gb/s
- The IBERT v2.0 reference design available through the CORE Generator tool for IP delivery

The design also includes a pseudo-random bit sequence (PRBS) pattern generator and checker.

- All four GTP transceivers in the Spartan-6 FPGA LX45T are accessed through these channels in the IBERT reference design:
 - SFP
 - SMA
 - PCIe
 - FMC_LPC (the transceiver is pinned out to the FMC-LPC connector)

Note: The demonstration is for an SMA external loopback scenario only.

IBERT Hardware Demonstration Setup Instructions

This section describes how to set up the hardware for the IBERT reference design demonstration. The IBERT reference design is provided as an FPGA programming file on the CompactFlash.

- 1. This equipment is needed to run the demonstration:
 - Spartan-6 FPGA Connectivity Kit
 - PC system with USB port
 - Monitor, keyboard, and mouse
 - ISE Design Suite installed on the PC system
- 2. Board Setup I Install the CompactFlash on the SP605 board:

Use the CompactFlash provided in the kit (see Figure 58).



UG665_27_120109

Figure 58: Installing the Included CompactFlash on the SP605 Board

- 3. Board Setup II Configure DIP switch S1 settings to load the IBERT design from the CompactFlash (see Figure 59):
 - a. S1_1: ON
 - b. S1_2: OFF
 - c. S1_3: OFF
 - d. S1_4: ON



UG665_28_112909

Figure 59: Configuring the FPGA with the IBERT Design from CompactFlash

- 4. Board Setup III Connect a USB cable to the SP605 board as shown in Figure 60:
 - a. Connect the included USB Type-A to Mini-B cable to the USB JTAG connector on the SP605 board.
 - b. Connect the other end of this cable to the PC system.



Figure 60: Connecting the USB Cable to the USB-JTAG Connector of the SP605 Board

- 5. Board Setup IV Use the SMA cables to loop back the transceiver channel pinned to the SMA:
 - a. Connect J32 to J34 (see Figure 61).



UG665_30_112909

Figure 61: Configuring the SMA Transceiver Channel with External Loopback - I

b. Connect J33 to J35 (see Figure 62).



Figure 62: Configuring the SMA Transceiver Channel with External Loopback - II

- 6. Board Setup V Connect the power connector:
 - a. Using the included power supply, connect the power supply connector to the SP605 board as shown in Figure 63.
 - b. The power switch SW2 should be switched to the ON position.



UG665_32_121509

Figure 63: Powering Up the SP605 Board

- 7. Board Setup VI Load the FPGA with the IBERT design from the CompactFlash:
 - a. Press switch SW9 to configure from the CompactFlash.
 - b. Verify that the FPGA is loaded with the IBERT design. The DONE LED should be lit.



UG665_33_112909

Figure 64: FPGA Programmed with the IBERT Reference Design

- 8. The IBERT Reference Design files are provided on a USB flash drive delivered as a part of the kit. Copy the contents of the included USB flash drive:
 - a. Insert the USB flash drive into a USB connector of the PC system.
 - b. Wait for the operating system to mount the USB flash. When the flash is mounted, an icon pops up on the desktop.
 - c. Navigate to the USB flash drive and copy the SP605_Ibert_Reference_Design folder into a local directory.
 - d. Eject the USB flash drive.
- 9. Open the ChipScope Pro Analyzer window:
 - a. Click on Programs \rightarrow Xilinx ISE Design Suite \rightarrow ChipScope Pro \rightarrow Analyzer.
 - b. Click on **Open Cable Button** as shown in Figure 65.

ChipScope Pro Analyzer [new project	at]						_ 🗆 X
Elle View JTAG Chain Device Wi	ndow <u>H</u>	elp					
New Project		1					
JTAG Chain							
				1			
					·····	ллл	uuur
		-		1			
	hipScope	Pro Analyzer					
			21				
	JTAG C	nain Device Ord	er				
	Index	Name MyDevice0	System ACE CE	IR Length	Device IDCODE 0a001093	USERCODE	
	1	MyDevice1	XC6SLX45T	6	14028093		
* -						Advanced >>	
		_	_				0%
		0	OK Cancel	Read US	ERCODEs		

UG665_34_120109



- 10. Open the ChipScope Pro analyzer project (see Figure 66):
 - a. Click File \rightarrow Open Project.
 - b. Navigate to the SP605_Ibert_Reference_Design folder.
 - c. Select sp605_ibert.cpj.





- 11. Load the ChipScope Pro analyzer project:
 - a. Click **Yes** on the dialog box shown in Figure 67.

ChipScope Pro Analyzer [sp605_ibert]	-OX
Elle View JTAG Chain Device Window Help	
BERT S6 GTP Console - DEV:1 MyDevice1 (XC6SLX45T) UNIT:1_0 MyBERT S6 GTP1_0 (null)	ŕ∂`⊠
ChioScope Pro Analyzer - IBert 56GTP Project Settings	
Project settings do not match current core! Do you want to set up the IBERT S6GTP core with settings from the current project?	
Initia Yes No	
Reading project file: C:\sp605_lbert\sp605_lbert.cpj	
UG60	65_36_112909

Figure 67: Load the ChipScope Tool Project and Communicate with the IBERT Reference Design

12. Load and reset the IBERT reference design through the GUI (see Figure 68).

🗩 📑 💋 🔊 J'AG S	can Rate: 1s 💌 S!			
BERT S6 GTP Console	- DEV:1 MyDevice1 (XC6SLX45T) UNIT:1_0 My/BERT S6 GTP1_0 (nu	II)	o" Ø
MGT/BERT Settings	DRP Settings Port Settings			
	GTPA1_DUAL_X0Y0_0	GTPA1_DUAL_X0Y0_1	GTPA1_DUAL_X1Y0_0	GTPA1_DUAL_X1Y0_1
P MGT Settings				
- MGT Alias	DUAL101_0	DUAL101_1	DUAL123_0	DUAL123_1
- Tile Location	GTPA1_DUAL_X0Y0	GTPA1_DUAL_X0Y0	GTPA1_DUAL_X1Y0	GTPA1_DUAL_X1Y0
MGT Link Status	2.500 Gbps	2.500 Gbps	2.500 Gbps	2.500 Gbps
- Line Rate	2.5 Gbps	2.5 Gbps	2.5 Gbps	2.5 Gbps
- PLL Status	LOCKED	LOCKED	LOCKED	LOCKED
- Loopback Mode	Near-End PCS	 None 	Near-End PCS	Near-End PCS
- DUAL Reset	Reset	Reset	Reset	Reset

UG665_37_112909

Figure 68: Load and Reset the IBERT Reference Design

- 13. Verify the line rates for the GTP transceivers (see Figure 69):
 - a. The line rate is set to 2.5 Gb/s for all four GTP transceiver channels instantiated in the design.
 - b. Select **Near-End PCS** for these GTP transceiver channels: PCIe (GTPA1_DUAL_X0Y0_0), FMC (GTPA1_DUAL_X1Y0_0), and SFP (GTPA1_DUAL_X1Y0_1).
 - c. The SMA transceiver channel (GTPA1_DUAL_X0Y0_1) has been looped on external loopback. Select the loopback mode for the SMA transceiver channel as **None** (no internal loopback).

IBERT S6 GTP Console	- DEV:1 MyDevice1 (XC65	LX45T) U	NIT:1 0 MMBERT S6 GTP1 0 (null)			¥
MGT/BERT Settings	DRP Settings Port Se	ttings		······			
	GTPA1_DUAL_X0	Y0_0	GTPA1_DUAL_X0Y0_1	GTPA1_DUAL_X1	Y0_0	GTPA1_DUAL_X1Y0_	1
MGT Settings							
- MGT Alias	DUAL101_0		DUAL101_1	DUAL123_0		DUAL123_1	
- Tile Location	GTPA1_DUAL_X	0Y0	GTPA1_DUAL_X0Y0	GTPA1_DUAL_X	1 Y 0	GTPA1_DUAL_X1Y0	
- MGT Link Status	2.500 Gbps		2.500 Gbps	2.500 Gbps		2.500 Gbps	
- Line Rate	2.5 Gbps		2.5 Gbps	2.5 Gbps		2.5 Gbps	-
- PLL Status	LOCKED		LOCKED	LOCKED		LOCKED	
- Loopback Mode	Near-End PCS	-	None	 Near-End PCS 	-	Near-End PCS	ŀ
- DUAL Reset	Reset		Reset	Reset	_	Reset	

Figure 69: Verify the GTP Transceiver Loopback Configuration and Link Status

14. Configure the GTP transmit parameter settings (see Figure 70):

- a. Set the TX Diff Output Swing parameter to 695 mV (0100).
- b. Set the *TX Pre-Emphasis* parameter to 1.7 dB (010).

IBERT S6 GTP Console -	DEV:1 MyDevice1 (XC6	SLX45T) U	NIT:1_0 MyIBERT S6 G	TP1_0 (nul	1)		1	j [
MGT/BERT Settings	RP Settings Port S	ettings			-			
	GTPA1_DUAL_X0	Y0_0	GTPA1_DUAL_X	0Y0_1	GTPA1_DUAL_X1	Y0_0	GTPA1_DUAL_X1Y0_	1
- TX Polarity Invert								
- TX Error Inject	Inject		Inject		Inject		Inject	
- TX Diff Output Swing	695 mV (0100)	-	695 mV (0100)	-	695 mV (0100)	-	695 mV (0100)	
- TX Pre-Emphasis	1.7 dB (010)	-	1.7 dB (010)	-	1.7 dB (010)	•	1.7 dB (010)	
- RX Polarity Invert								
- RX AC Coupling En	~		~		~		~	
- RX Termination Volt	GND	-	GND	-	GND	-	GND	
- RX Equalization	-0.3 dB (00)	-	-0.3 dB (00)	-	-0.3 dB (00)	-	-0.3 dB (00)	

Figure 70: Modifying the Transmitter Settings of the GTP Transceiver Channels

- 15. Configure the bit error ratio test (BERT) parameter settings (see Figure 71):
 - a. Set the TX/RX data patterns to PRBS 7-bit.
 - b. Click the BERT **Reset** buttons for each channel.

BERT S6 GTP Console -	DEV:1 MyDevice1 (XC6SLX45T) U	NIT:1 0 MyIBERT S6 GTP1 0 (nul)	ت [2]
MGT/BERT Settings	RP Settings Port Settings			
	GTPA1_DUAL_X0Y0_0	GTPA1_DUAL_X0Y0_1	GTPA1_DUAL_X1Y0_0	GTPA1_DUAL_X1Y0_1
MGT Settings				
P BERT Settings				
- TX Data Pattern	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit
- RX Data Pattern	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit
- RX Bit Error Ratio	5.637E-003	3.768E-003	5.319E-004	1.731E-003
- RX Received Bit Co	8.149E011	8.145E011	8.141E011	8.137E011
- RX Bit Error Count	4.593E009	3.069E009	4.330E008	1.409E009
BERT Reset	Reset	Reset	Reset	Reset

Figure 71: Configuring the BERT Settings for the GTP Transceiver Channels

16. View the reported BERT (see Figure 72). The RX bit error count should be 0.

BERT S6 GTP Console	DEV:1 MyDevice1 (XC6SLX45T) U	NIT:1_0 MyIBERT S6 GTP1_0 (null)	r 0
MGT/BERT Settings	DRP Settings Port Settings			
	GTPA1_DUAL_X0Y0_0	GTPA1_DUAL_X0Y0_1	GTPA1_DUAL_X1Y0_0	GTPA1_DUAL_X1Y0_1
MGT Settings				
P BERT Settings				
- TX Data Pattern	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit
- RX Data Pattern	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit 💌	PRBS 7-bit
- RX Bit Error Ratio	2.500E-011	2.580E-011	2.701E-011	2.832E-011
- RX Received Bit Co.	4.000E010	3.876E010	3.703E010	3.531E010
- RX Bit Error Count	0.000E000	0.000E000	0.000E000	0.000E000
BERT Reset	Reset	Reset	Reset	Reset

Figure 72: Verify the Bit Error Ratio on All Four Transceiver Channels

Congratulations! The IBERT reference design for the Spartan-6 FPGA Connectivity Kit has been set up and the pre-built demo that uses the GTP transceivers running at 2.5 Gb/s has been tested.

For further details on other example reference designs available for the SP605 board, refer to <u>http://www.xilinx.com/sp605</u> and click on **SP605 Documentation**.

Reference Design Files

The design checklist in Table 2 includes simulation, implementation, and hardware details for the reference designs. After registration, reference design files are available for download at <u>ug665.zip</u>.

Table 2:Design Checklist

Parameter	Description			
General				
Developer Name	Xilinx			
Target devices (stepping level, ES, production, speed grades)	XC6SLX45T-3-FGG484			
Source code provided	Y (for custom logic only)			
Source code format	Verilog			
Design uses code or IP from an existing reference design or application note, third party, CORE Generator software	Uses code from a third party and LogiCORE IP from the CORE Generator software			
Simulation				
Functional simulation performed	Y			
Timing simulation performed	Ν			
Testbench used for functional and timing simulations	Y (for functional simulations)			
Testbench format	System Verilog (inhouse verification), Verilog (customer deliverable)			
Simulator software/version used	ModelSim 6.4b			
SPICE/IBIS simulations	N			
Implementation				
Synthesis software tools/version used	XST			
Implementation software tools/versions used	ISE 12.1 tool			
Static timing analysis performed	Y			
Hardware Verification				
Hardware verified	Y			
Hardware platform used for verification	SP605 board			

Installation is Complete

The Xilinx design tools have been successfully installed, the CORE Generator tool flow for IP delivery is better understood, and the FPGA application is ready to be designed and implemented targeting the Spartan-6 LXT architecture.

For updated information on this Spartan-6 FPGA Connectivity Kit, go to <u>http://www.xilinx.com/s6connkit</u>. Check this page regularly for the latest in documentation, FAQs, reference design examples, product updates, and known issues.

Warranty

THIS LIMITED WARRANTY applies solely to standard hardware development boards and standard hardware programming cables manufactured by or on behalf of Xilinx ("Development Systems"). Subject to the limitations herein, Xilinx warrants that Development Systems, when delivered by Xilinx or its authorized distributor, for ninety (90) days following the delivery date, will be free from defects in material and workmanship and will substantially conform to Xilinx publicly available specifications for such products in effect at the time of delivery. This limited warranty excludes: (i) engineering samples or beta versions of Development Systems (which are provided "AS IS" without warranty); (ii) design defects or errors known as "errata"; (iii) Development Systems procured through unauthorized third parties; and (iv) Development Systems that have been subject to misuse, mishandling, accident, alteration, neglect, unauthorized repair or installation. Furthermore, this limited warranty shall not apply to the use of covered products in an application or environment that is not within Xilinx specifications or in the event of any act, error, neglect or default of Customer. For any breach by Xilinx of this limited warranty, the exclusive remedy of Customer and the sole liability of Xilinx shall be, at the option of Xilinx, to replace or repair the affected products, or to refund to Customer the price of the affected products. The availability of replacement products is subject to product discontinuation policies at Xilinx. Customer may not return product without first obtaining a customer return material authorization (RMA) number from Xilinx.

THE WARRANTIES SET FORTH HEREIN ARE EXCLUSIVE. XILINX DISCLAIMS ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, AND ANY WARRANTY THAT MAY ARISE FROM COURSE OF DEALING, COURSE OF PERFORMANCE, OR USAGE OF TRADE. (2008.10)



Do not throw Xilinx products marked with the "crossed out wheeled bin" in the trash. Directive 2002/96/EC on waste electrical and electronic equipment (WEEE) requires the separate collection of WEEE. Your cooperation is essential in ensuring the proper management of WEEE and the protection of the environment and human health from potential effects arising from the presence of hazardous substances in WEEE. Return the marked products to Xilinx for proper disposal. Further information and instructions for free-of-charge return available at: <u>http://www.xilinx.com/ehs/weee.htm</u>.