



## NTHL082N65S3F

### N-Channel SuperFET® III FRFET® MOSFET



650 V, 40 A, 82 mΩ

#### Features

- 700 V @  $T_J = 150^\circ\text{C}$
- Typ.  $R_{DS(on)} = 70 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ.  $Q_g = 81 \text{ nC}$ )
- Low Effective Output Capacitance (Typ.  $C_{oss(\text{eff.})} = 722 \text{ pF}$ )
- 100% Avalanche Tested
- RoHS Compliant

#### Applications

- Telecom / Server Power Supplies
- Industrial Power Supplies
- UPS / Solar



**Absolute Maximum Ratings**  $T_C = 25^\circ\text{C}$  unless otherwise noted.

Symbol	Parameter		NTHL082N65S3F	Unit
$V_{DSS}$	Drain to Source Voltage		650	V
$V_{GSS}$	Gate to Source Voltage	- DC	$\pm 30$	V
		- AC ( $f > 1 \text{ Hz}$ )	$\pm 30$	V
$I_D$	Drain Current	- Continuous ( $T_C = 25^\circ\text{C}$ )	40	A
		- Continuous ( $T_C = 100^\circ\text{C}$ )	25.5	
$I_{DM}$	Drain Current	- Pulsed	(Note 1) 100	A
$E_{AS}$	Single Pulsed Avalanche Energy		(Note 2) 510	mJ
$I_{AS}$	Avalanche Current		(Note 1) 4.8	A
$E_{AR}$	Repetitive Avalanche Energy		(Note 1) 3.13	mJ
$dv/dt$	MOSFET $dv/dt$		100	V/ns
	Peak Diode Recovery $dv/dt$		(Note 3) 50	
$P_D$	Power Dissipation	( $T_C = 25^\circ\text{C}$ )	313	W
		- Derate Above $25^\circ\text{C}$	2.5	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$
$T_L$	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds		300	$^\circ\text{C}$

#### Thermal Characteristics

Symbol	Parameter	NTHL082N65S3F	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	

## Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
NTHL082N65S3F	NTHL082N65S3F	TO-247	Tube	N/A	N/A	30 units

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

### Off Characteristics

BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^\circ\text{C}$	650	-	-	V
		$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 150^\circ\text{C}$	700	-	-	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 10 \text{ mA}$ , Referenced to $25^\circ\text{C}$	-	0.7	-	$^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	10	$\mu\text{A}$
		$V_{DS} = 520 \text{ V}, T_C = 125^\circ\text{C}$	-	124	-	
$I_{GSS}$	Gate to Body Leakage Current	$V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	$\pm 100$	nA

### On Characteristics

$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 4 \text{ mA}$	3.0	-	5.0	V
$R_{DS(\text{on})}$	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	70	82	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 20 \text{ V}, I_D = 20 \text{ A}$	-	24	-	S

### Dynamic Characteristics

$C_{iss}$	Input Capacitance	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	3410	-	pF
$C_{oss}$	Output Capacitance	$V_{DS} = 0 \text{ V to } 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	70	-	pF
$C_{oss(\text{eff.})}$	Effective Output Capacitance	$V_{DS} = 0 \text{ V to } 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	722	-	pF
$C_{oss(\text{er.})}$	Energy Related Output Capacitance	$V_{DS} = 0 \text{ V to } 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	126	-	pF
$Q_{g(\text{tot})}$	Total Gate Charge at 10V	$V_{DS} = 400 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 10 \text{ V}$	-	81	-	nC
$Q_{gs}$	Gate to Source Gate Charge	(Note 4)	-	24	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	32	-	nC
ESR	Equivalent Series Resistance	$f = 1 \text{ MHz}$	-	1.9	-	$\Omega$

### Switching Characteristics

$t_{d(\text{on})}$	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 10 \text{ V}, R_g = 3 \Omega$	-	27	-	ns
$t_r$	Turn-On Rise Time		-	27	-	ns
$t_{d(\text{off})}$	Turn-Off Delay Time		-	79	-	ns
$t_f$	Turn-Off Fall Time		(Note 4)	-	5	ns

### Source-Drain Diode Characteristics


$I_S$	Maximum Continuous Source to Drain Diode Forward Current	-	-	40	A
$I_{SM}$	Maximum Pulsed Source to Drain Diode Forward Current	-	-	100	A
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 20 \text{ A}$	-	-	1.3
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{SD} = 20 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$	-	108	-
$Q_{rr}$	Reverse Recovery Charge		-	410	-

#### Notes:


1. Repetitive rating: pulse-width limited by maximum junction temperature.
2.  $I_{AS} = 4.8 \text{ A}, R_G = 25 \Omega$ , starting  $T_J = 25^\circ\text{C}$ .
3.  $I_{SD} \leq 20 \text{ A}, di/dt \leq 100 \text{ A}/\mu\text{s}, V_{DD} \leq 400 \text{ V}$ , starting  $T_J = 25^\circ\text{C}$ .
4. Essentially independent of operating temperature typical characteristics.

## Typical Performance Characteristics


**Figure 1. On-Region Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**




**Figure 5. Capacitance Characteristics**




**Figure 2. Transfer Characteristics**



**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**




**Figure 6. Gate Charge Characteristics**




## Typical Performance Characteristics (Continued)


**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**




**Figure 9. Maximum Safe Operating Area**



**Figure 10. Maximum Drain Current vs. Case Temperature**




**Figure 11. Eoss vs. Drain to Source Voltage**



## Typical Performance Characteristics (Continued)

**Figure 12. Transient Thermal Response Curve**






Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 16. Peak Diode Recovery  $dv/dt$  Test Circuit & Waveforms

## Mechanical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED.

- A. PACKAGE REFERENCE: JEDEC TO-247,  
ISSUE E, VARIATION AB, DATED JUNE, 2004.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD  
FLASH, AND TIE BAR EXTRUSIONS.
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DRAWING CONFORMS TO ASME Y14.5 - 1994

DOES NOT COMPLY JEDEC STANDARD VALUE  
F. DRAWING FILENAME: MKT-TO247G03\_REV02

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by

ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.