

ON Semiconductor®

# FDMS86350

# N-Channel PowerTrench® MOSFET General Description **80 V, 130 A, 2.4 m** $\Omega$

### **Features**


- Max  $r_{DS(on)}$  = 2.4 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 25 A
- Max  $r_{DS(on)} = 3.2 \text{ m}\Omega$  at  $V_{GS} = 8 \text{ V}$ ,  $I_D = 22 \text{ A}$
- Advanced Package and Silicon combination for low r<sub>DS(on)</sub> and high efficiency
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




N-Channel MOSFET is produced using ON Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

## **Applications**

- Primary MOSFET
- Synchronous Rectifier
- Load Switch
- Motor Control Switch





Power 56

# **MOSFET Maximum Ratings** $T_A = 25 \, ^{\circ}\text{C}$ unless otherwise noted

Symbol	Parame	ter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage			80	V
$V_{GS}$	Gate to Source Voltage			±20	V
I <sub>D</sub>	Drain Current -Continuous	T <sub>C</sub> = 25 °C		130	
	-Continuous T <sub>A</sub> = 25 °C		(Note 1a)	25	Α
	-Pulsed		(Note 4)	300	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	864	mJ
В	Power Dissipation	T <sub>C</sub> = 25 °C		156	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.7	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperat	ture Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	45	C/VV

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS86350	FDMS86350	Power 56	13 "	12 mm	3000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		45		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 64 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.5	3.8	4.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		-12		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$		2.0	2.4	
		$V_{GS} = 8 \text{ V}, I_D = 22 \text{ A}$		2.5	3.2	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}, T_J = 125 \text{ °C}$		3.1	3.8	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 25 \text{ A}$		70		S

### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 40.V V 0.V		8030	10680	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$		1370	1825	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1011 12		31	50	pF
Ra	Gate Resistance		0.1	1.1	3	Ω

### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		50	80	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 25 A,	34	55	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	40	65	ns
t <sub>f</sub>	Fall Time		11	20	ns
Q <sub>q</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	110	155	nC
$Q_q$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 40 \text{ V},$	90	127	nC
$Q_{gs}$	Gate to Source Charge	I <sub>D</sub> = 25 A	46		nC
$Q_{ad}$	Gate to Drain "Miller" Charge		23		nC


#### **Drain-Source Diode Characteristics**

I <sub>S</sub>	Diode Continuous Forward Current	T <sub>C</sub> = 25 °C			130	Α
I <sub>S, pulse</sub>	Diode Pulse Current	T <sub>C</sub> = 25 °C			300	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A}$ (Note 2)	0	).71	1.2	V
		$V_{GS} = 0 \text{ V}, I_S = 25 \text{ A}$ (Note 2)	0	).79	1.3	
t <sub>rr</sub>	Reverse Recovery Time	1 25 A di/dt 100 A/vo		63	101	ns
Q <sub>rr</sub>	Reverse Recovery Charge	-I <sub>F</sub> = 25 A, di/dt = 100 A/μs		62	100	nC

#### Notes:

Thues.

1. R<sub>0JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a. 45 °C/W when mounted on a
 1 in<sup>2</sup> pad of 2 oz copper.



b. 115 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu\text{s},$  Duty cycle < 2.0%.
- 3.  $E_{AS}$  of 864 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 24 A,  $V_{DD}$  = 80 V,  $V_{GS}$  = 10 V, 100% test at L = 0.1 mH,  $I_{AS}$  = 74 A.
- 4. Pulse Id limited by junction temperature, td <= 100  $\mu$ s, please refer to SOA curve for more details.

## **Typical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation






Figure 13. Junction-to-Case Transient Thermal Response Curve

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns are rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: N. American Technical Support: 800-282-9855 Toll Free ON Semiconductor Website: www.onsemi.com

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Semiconductor Components Industries, LLC

www.onsemi.com