

# Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



# FDG6318PZ

# **Dual P-Channel, Digital FET**

#### **General Description**


These dual P-Channel logic level enhancement mode MOSFET are produced using Fairchild Semiconductor's especially tailored to minimize on-state resistance. This device has been designed especially for bipolar digital transistors and small signal MOSFETS


## **Applications**

· Battery management

#### **Features**

- -0.5A, -20V.  $r_{DS(ON)} = 780 \text{m}\Omega \text{ (Max)} @ V_{GS} = -4.5 \text{ V}$  $r_{DS(ON)} = 1200 \text{m}\Omega \text{ (Max)} @ V_{GS} = -2.5 \text{ V}$
- · Very low level gate drive requirements allowing direct operation in 3V circuits (V<sub>GS(TH)</sub> < 1.5V).
- Gate-Source Zener for ESD ruggedness (>1.4kV Human Body Model).
- · Compact industry standard SC-70-6 surface mount package.





The pinouts are symmetrical; pin1 and pin 4 are interchangeable.

# MOSFET Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	-20	V
V <sub>GS</sub>	Gate to Source Voltage	±12	V
	Drain Current		
I <sub>D</sub>	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = -4.5V$ )	-0.5	Α
	Continuous ( $T_C = 100^{\circ}$ C, $V_{GS} = -2.5$ V)	-0.3	А
	Pulsed	Figure 4	
P <sub>D</sub>	Power dissipation	0.3	W
	Derate above 25°C	2.4	mW/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 150	°C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100pF / 1500Ω)	1.4	kV

## **Thermal Characteristics**

$R_{\theta,IA}$	Thermal Resistance Junction to Ambient (	Note 1)	415	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
.68	FDG6318PZ	SC70-6	7"	8 mm	3000

Symbol	Parameter	Test Condit	ions	Min	Тур	Max	Units
Off Cha	aracteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0$	OV	-20	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{GS} = -16V, V_{GS} = 0$	V	-	-	-3	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 12V$ , $V_{GS} =$	0V	-	-	±10	μΑ
On Cha	aracteristics						
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250$	ΟμΑ	-0.65	-0.9	-1.5	V
r <sub>DS(ON)</sub>	$I_{D} = -0.5A$ , $V_{CS} = -4.5V$		.5V	-	580	780	0
-D2(ON)	Drain to Source On Resistance	$I_D = -0.4A, V_{GS} = -2$	.5V	-	910	1200	mΩ
	ic Characteristics Input Capacitance		I		85.4	_	pF
CISS	<del>  '                                   </del>	$V_{DS} = -10V, V_{GS} = 0$	$V_{DS} = -10V, V_{GS} = 0V,$		24.9	-	
Coss	Output Capacitance	f = 1MHz				-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	2/ 02/1- 4.57/	24 - 24 - 4 - 54 - 1		8.83	-	pF nC
Q <sub>g(TOT)</sub>	Total Gate Charge at -4.5V	$V_{GS} = 0V \text{ to } -4.5V$	V <sub>DD</sub> = -10V	-	1.08	1.62	
Q <sub>g(-2.5)</sub>	Total Gate Charge at -2.5V	$V_{GS} = 0V \text{ to } -2.5V$	$I_D = -0.5A$	-	0.67	1.0	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		$I_{g} = 1.0 \text{mA}$	-	0.21	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge			-	0.33	-	nC
Switch	ing Characteristics (V <sub>GS</sub> = -4.5V)	)					
t <sub>ON</sub>	Turn-On Time			-	-	35	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		V <sub>DD</sub> = -10V, I <sub>D</sub> = -0.5A		10	-	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -10V, I_{D} = -0.5$			13	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = -4.5V, R_{GS} =$		-	40	-	ns
t <sub>f</sub>	Fall Time			-	24	-	ns
	Turn-Off Time	7			-	96	ns


## **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	$I_{SD} = -0.5A$	1	-0.9	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = -0.5A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	22	ns
$Q_{RR}$	Reverse Recovered Charge	$I_{SD} = -0.5A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	16	nC

#### Notes

<sup>1.</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the center drain pad. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by user's board design. R<sub>0JA</sub> = 415 °C/W when mounted on a 1inch<sup>2</sup> copper pad.








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

©2003 Fairchild Semiconductor Corporation FDG6318PZ Rev. B






Figure 5. Forward Bias Safe Operating Area




Figure 6. Transfer Characteristics




Figure 7. Saturation Characteristics




Figure 8. Drain to Source On Resistance vs Gate
Voltage and Drain Current




Figure 9. Normalized Drain to Source On Resistance vs Junction Temperature





Figure 10. Normalized Gate Threshold Voltage vs Junction Temperature

©2003 Fairchild Semiconductor Corporation FDG6318PZ Rev. B

# $\textbf{Typical Characteristic} \text{ (Continued) } \textbf{T}_{A} = 25 ^{\circ} \textbf{C} \text{ unless otherwise noted}$






Figure 11. Normalized Drain to Source Breakdown Voltage vs Junction Temperature

Figure 12. Capacitance vs Drain to Source Voltage





Figure 13. Gate Charge Waveforms for Constant Gate Currents



#### SABER Electrical Model REV January 2003 template fdg6318pz n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl = 7.7e-11, nl=1.277, rs = 1e-3, trs1 = 2.8e-1, trs2 = 3e-4, xti=0, cjo = 3.9e-11, ikf=0.5, tt = 33e-9, m = 0.50) dp..model dbreakmod = (rs = 5.3e-1, trs1 = 5.5e-3, trs2 = -9.0e-5) dp..model dplcapmod = (cjo = 0.5e-10, isl=10e-30, nl=10, m=0.55) $m.model mmedmod = (type=\_p, vto = -1.17, kp=0.6, is=1e-30, tox=1)$ m..model mstrongmod = $(type=_p, vto = -1.45, kp = 1.5, is = 1e-30, tox = 1)$ m..model mweakmod = (type=\_p, vto = -0.99, kp = 0.05, is = 1e-30, tox = 1, rs=0.1) sw\_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = 0.2) sw\_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = 0.2, voff = 0.5) sw\_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = 0.4, voff = -0.1) sw\_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = -0.1, voff = 0.4) LDRAIN DRAIN c.ca n12 n8 = 0.6e-10(2) c.cb n15 n14 = 1.1e-10 c.cin n6 n8 = 0.75e-10RLDRAIN RSLC1 51 RSLC2 dp.dbody n5 n7 = model=dbodymod (A) ISCL dp.dbreak n7 n11 = model=dbreakmod EBREAK (17) dp.dplcap n10 n6 = model=dplcapmod 50 DPLCAP **RDRAIN** DBODY i.it n8 n17 = 111 I.ldrain n2 n5 = 1e-9 <u>+(19)</u> **EVTEM WEAK** LGATE I.lgate n1 n9 = 0.47e-9GATE RGATE . (18) 1 0-I.Isource n3 n7 = 0.47e-9MMED DBREAK MSTRO RLGATE m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u LSOURCE CIN RSOURCE SOURCE m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u RLSOURCE res.rbreak n17 n18 = 1. tc1 = 5.5e-4. tc2 = -1e-7 RBREAK res.rdrain n50 n16 = 280e-3, tc1 = 2.8e-3, tc2 = 4.9e-6 12 13 8 14 13 18 res.rgate n9 n20 = 12.4 S1B S2B res.rldrain n2 n5 = 10 RVTEMP CB res.rlgate n1 n9 = 4.719 CA res.rlsource n3 n7 = 4.7VBAT res.rslc1 n5 n51= 1e-6, tc1 = 3.7e-3, tc2 =7.8e-6 5 EGS EDS res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 190e-3, tc1 = 3e-3, tc2 =5.2e-6 22 res.rvtemp n18 n19 = 1, tc1 = -5.5e-4, tc2 = -1e-9RVTHRES res.rvthres n22 n8 = 1, tc1 = 9e-4, tc2 = 3e-7spe.ebreak n5 n11 n17 n18 = -23.3 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esa n5 n10 n6 n8 = 1spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/20))\*\* 2.5))

©2003 Fairchild Semiconductor Corporation FDG6318PZ Rev. B

#### SPICE Thermal Model REV January 2003 FDG6318PZ\_JA Junction Ambient JUNCTION th Copper Area= 1sq.in CTHERM1 Junction c2 0.17e-4 CTHERM2 c2 c3 2.7e-4 RTHERM1 CTHERM1 CTHERM3 c3 c4 5.5e-4 CTHERM4 c4 c5 1.4e-3 CTHERM5 c5 c6 2.2e-3 8 CTHERM6 c6 c7 2.6e-3 CTHERM7 c7 c8 6.6e-3 CTHERM8 c8 Ambient 0.29 RTHERM2 CTHERM2 RTHERM1 Junction c2 11.2 7 RTHERM2 c2 c3 11.5 RTHERM3 c3 c4 12.5 RTHERM4 c4 c5 27 RTHERM3 CTHERM3 RTHERM5 c5 c6 81 RTHERM6 c6 c7 88 RTHERM7 c7 c8 92 6 RTHERM8 c8 Ambient 93 RTHERM4 CTHERM4 5 SABER Thermal Model SABER thermal model FDG6318PZ Copper Area= 1sq.in RTHERM5 CTHERM5 template thermal\_model th tl thermal\_c th, tl 4 ctherm.ctherm1 th c2 = 0.17e-4ctherm.ctherm2 c2 c3 = 2.7e-4RTHERM6 CTHERM6 ctherm.ctherm3 c3 c4 = 5.5e-4ctherm.ctherm4 c4 c5 = 1.4e-3ctherm.ctherm5 c5 c6 = 2.2e-33 ctherm.ctherm6 c6 c7 = 2.6e-3ctherm.ctherm7 c7 c8 = 6.6e-3ctherm.ctherm8 c8 tl = 0.29 RTHERM7 CTHERM7 rtherm.rtherm1 th c2 = 11.2rtherm.rtherm2 c2 c3 = 11.52 rtherm.rtherm3 c3 c4 = 12.5rtherm.rtherm4 c4 c5 = 27RTHERM8 CTHERM8 rtherm.rtherm5 c5 c6 = 81rtherm.rtherm6 c6 c7 = 88 rtherm.rtherm7 c7 c8 = 92rtherm.rtherm8 c8 tl = 93

**AMBIENT** 

tl

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT™	ImpliedDisconnect™	PACMAN™	SPM <sup>TM</sup>
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	$POP^{TM}$	Stealth™
Bottomless™	FAST <sup>®</sup>	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QSTM	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	$I^2C^{TM}$	$OCX^{TM}$	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franchise™		OPTOLOGIC <sup>®</sup>	SILENT SWITCHER®	$VCX^{TM}$
Programmable Active Droop™		OPTOPLANAR™	SMART START™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative