## **Power MOSFET** 40 V, 14.5 mΩ, 29 A, Dual N–Channel

#### Features

- Small Footprint (5 x 6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5C478NLWF Wettable Flanks Product
- AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltage	э		V <sub>GS</sub>	±20	V
Continuous Drain		$T_C = 25^{\circ}C$	I <sub>D</sub>	29	А
Current $R_{\theta JC}$ (Notes 1, 2, 3, 4)	Steady	T <sub>C</sub> = 100°C		20.6	
Power Dissipation	State	$T_{C} = 25^{\circ}C$	PD	23	W
$R_{\theta JC}$ (Notes 1, 2, 3)		$T_{C} = 100^{\circ}C$		12	
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	10.5	А
Current R <sub>θJA</sub> (Notes 1 & 3, 4)	Steady	T <sub>A</sub> = 100°C		7.5	
Power Dissipation	State	$T_A = 25^{\circ}C$	PD	3.1	W
$R_{\theta JA}$ (Notes 1, 3)		$T_A = 100^{\circ}C$		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	98	А
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C	
Source Current (Body Diode)			۱ <sub>S</sub>	19	А
Single Pulse Drain–to–Source Avalanche Energy (I <sub>L(pk)</sub> = 1.4 A)		E <sub>AS</sub>	48	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{\theta JC}$	6.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\thetaJA}$	48.8	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.

3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.


4. Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
40 V	14.5 mΩ @ 10 V	29 A	
40 V	25 mΩ @ 4.5 V	29 K	



# MARKING DIAGRAM

A = Assembly Location

= Year

Y

W

- = Work Week
- ZZ = Lot Traceability
- = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-	•			•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		40			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V_{.}$ $T_{J} = 25^{\circ}C$				10	μΑ
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	$T_J = 125^{\circ}C$			250	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	<sub>GS</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I$	<sub>D</sub> = 20 μA	1.2		2.2	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 7.5 A		12.1	14.5	mΩ
		V <sub>GS</sub> = 4.5 V,	I <sub>D</sub> = 7.5 A		20	25	
Forward Transconductance	9fs	V <sub>DS</sub> = 15 V,	I <sub>D</sub> = 15 A		25		S
CHARGES AND CAPACITANCES		-			-	-	-
Input Capacitance	C <sub>iss</sub>				420		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V, f =$	= 1.0 MHz, 25 V		185		1
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 25 V			9		1
Total Gate Charge	Q <sub>G(TOT)</sub>				8.1		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.0		nC
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> =	$32 \text{ V}, \text{ I}_{\text{D}} = 7.5 \text{ A}$		1.7		1
Gate-to-Drain Charge	Q <sub>GD</sub>				1.2		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ =	32 V, I <sub>D</sub> = 7.5 A		3.9		nC
SWITCHING CHARACTERISTICS (No	te 6)						
Turn-On Delay Time	t <sub>d(on)</sub>				6		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V. V	s = 32 V.		14		
Turn-Off Delay Time	t <sub>d(off)</sub>	V <sub>GS</sub> = 10 V, V I <sub>D</sub> = 7.5 A, F	$R_{\rm G} = 1 \Omega$		18		
Fall Time	t <sub>f</sub>	1			3.5		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,$ $I_{S} = 7.5 A$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$			0.84	1.2	V
					0.72		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 V, dI_S/dt = 100 A/\mu s,$ $I_S = 7.5 A$			17		ns
Charge Time	ta				7.0		
Discharge Time	t <sub>b</sub>				10		
Reverse Recovery Charge	Q <sub>RR</sub>				6		nC

5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFD5C478NLT1G	5C478L	DFN8 (Pb–Free)	1500 / Tape & Reel
NVMFD5C478NLWFT1G	478LWF	DFN8 (Pb–Free)	1500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E	Electronic versions are uncontrolle	Repository. Printed	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:		"CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 2	





DOCUMENT NUMBER: 98AON50417E

PAGE 2 OF 2

	DEV/(SION	DATE
ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY M. RAMOS.	16 APR 2010
Α	CORRECTED SOLDER FOOTPRINT. REQ. BY I. CAMBALIZA.	16 FEB 2011
В	CORRECTED ERROR IN SOLDER FOOTPRINT SHAPE. REQ. BY I. CAMBALIZA.	29 JUN 2011
С	CORRECTED MARKING DIAGRAM TO ADD LOT TRACEABILITY. REQ. BY J. CARTER.	12 APR 2012
D	ADDED DIMENSION K1 TO BOTTOM VIEW AND TABLE. REQ. BY D. TRUHITTE.	11 JAN 2013
E	MODIFED DIMENSIONS D1 & E1 AND ADDED NOMINAL VALUES. REQ. BY I. MARIANO.	26 FEB 2013

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without function special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal analleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative