

## **General Description**

The MAX791 microprocessor ( $\mu P$ ) supervisory circuit reduces the complexity and number of components needed to monitor power-supply and battery-control functions in μP systems. The 50μA supply current makes the MAX791 ideal for use in portable equipment, while the 6ns chip-enable propagation delay and 250mA output capability (25mA in battery-backup mode) make it suitable for larger, higher-performance equipment.


The MAX791 comes in 16-pin DIP, TSSOP, and narrow SO packages and provides the following functions:

- μP reset. RESET output is asserted during power-up, power-down, and brownout conditions, and is guaranteed to be in the correct state for VCC down to 1V, even with no battery in the circuit.
- Manual-reset input.
- A 1.25V threshold detector provides for power-fail warning and low-battery detection, or monitors a power supply other than +5V.
- Two-stage power-fail warning. A separate low-line comparator compares VCC to a threshold 150mV above the reset threshold.
- Backup-battery switchover for CMOS RAM, real-time clocks, µPs, or other low-power logic.
- Software monitoring of backup-battery voltage.
- A watchdog-fault output is asserted if the watchdog input has not been toggled within either a preset or an adjustable timeout period.
- Write protection of CMOS RAM or EEPROM.
- Pulsed watchdog output to give advance warning of impending WDO assertion caused by watchdog timeout.

## Applications

Computers Controllers Portable/Battery-**Powered Equipment**  Critical µP Power Monitoring Intelligent Instruments

## Pin Configuration



#### **Features**


- **Precision 4.65V Voltage Monitoring**
- 200ms Power-OK/Reset Time Delay
- ♦ Independent Watchdog Timer—Preset or Adjustable
- 1µA Standby Current
- ♦ Power Switching 250mA Output in Vcc Mode 25mA Output in Battery-Backup Mode
- ♦ On-Board Gating of Chip-Enable Signals **Memory Write-Cycle Completion** 6ns CE Gate Propagation Delay
- ♦ MaxCap® or SuperCap® Compatible
- **Voltage Monitor for Power-Fail or Low-Battery Warning**
- **Backup-Battery Monitor**
- Guaranteed RESET Valid to Vcc = 1V

## **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX791CPE	0°C to +70°C	16 Plastic DIP
MAX791CSE	0°C to +70°C	16 Narrow SO
MAX791C/D	0°C to +70°C	Dice*
MAX791CUE	0°C to +70°C	16 TSSOP
MAX791EPE	-40°C to +85°C	16 Plastic DIP
MAX791ESE	-40°C to +85°C	16 Narrow SO
MAX791EJE	-40°C to +85°C	16 CERDIP
MAX791EUE	-40°C to +85°C	16 TSSOP
MAX791MJE	-55°C to +125°C	16 CERDIP

<sup>\*</sup> Dice are specified at  $T_A = +25$ °C.

## Typical Operating Circuit



MaxCap is a registered trademark of Cesiwid Inc. SuperCap is a registered trademark of Baknor Industries.

#### 

Maxim Integrated Products 1

## **ABSOLUTE MAXIMUM RATINGS**

Input Voltage (with respect to GND)	
Vcc	0.3V to +6\
VBATT	0.3V to + 6\
All Other Inputs	0.3V to (Vout + 0.3V)
Input Current	
V <sub>CC</sub> Peak	1.0A
VCC Continuous	250mA
VBATT Peak	250mA
VBATT Continuous	25mA
GND, BATT ON	100mA
All Other Outputs	25mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C)
Plastic DIP (derate 10.53mW/°C above +70°C)842mW
Narrow SO (derate 8.70mW/°C above +70°C)696mW
CERDIP (derate 10.00mW/°C above +70°C)800mW
TSSOP (derate 6.70mW/°C above +70°C)533mW
Operating Temperature Ranges
MAX791CO°C to +70°C
MAX791E40°C to +85°C
MAX791MJE55°C to +125°C
Storage Temperature Range65°C to +160°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

( $V_{CC} = 4.75V$  to 5.5V, VBATT = 2.8V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER		CONDI	TIONS		MIN	TYP	MAX	UNITS		
Operating Voltage Range V <sub>CC</sub> , VBATT (Note 1)					0		5.5	V		
		$I_{OUT} = 25m$	A		V <sub>CC</sub> - 0.05	V <sub>CC</sub> - 0.02	)			
V <sub>OUT</sub> in Normal	$V_{CC} = 4.5V$	IOUT = 250n	<sub>~ Λ</sub>	MAX791C/E	V <sub>CC</sub> - 0.3	V <sub>CC</sub> - 0.2				
Operating Mode		1001 = 25011	IIA -	MAX791M	Vcc - 0.40			] v		
	V <sub>CC</sub> = 3V, \	/BATT = 2.8V	', Iout :	= 100mA	V <sub>CC</sub> - 0.2	V <sub>CC</sub> - 0.12	)			
	V <sub>CC</sub> = 4.5V	MAX791C/E				0.8	1.2			
V <sub>CC</sub> -to-V <sub>OUT</sub> On-Resistance	VCC = 4.5V	MAX791M				0.8	1.6	Ω		
	V <sub>C</sub> C = 3V					1.2	2.0			
	VBATT = 4.	5V, IOUT = 20	)mA		VBATT - 0.	3				
Vout in Battery-Backup Mode	VBATT = 2.8V, IOUT = 10mA			VBATT - 0.	25		V			
	VBATT = 2.0V, I <sub>OUT</sub> = 5mA			VBATT - 0.	15		1			
	VBATT = 4.5V				8	15	Ω			
VBATT-to-V <sub>OUT</sub> On-Resistance	VBATT = 2.8V				13	25				
	VBATT = 2.0V				17	30				
Supply Current in Normal Operating Mode (excludes I <sub>OUT</sub> )	VCC > VBA	TT - 1V				50	150	μΑ		
Supply Current in Battery-Backup	Vcc < VBA	TT - 1.2V,	T <sub>A</sub> = -	+25°C		0.04	1			
Mode (excludes I <sub>OUT</sub> ) (Note 2)	VBATT = 2.	8V	T <sub>A</sub> = 7	T <sub>MIN</sub> to T <sub>MAX</sub>			5	- μΑ		
VBATT Standby Current	\/D	21/ < 1/00	T <sub>A</sub> = -	+25°C	-0.1	0.02				
(Note 3)	$VBATT + 0.2V \le V_{CC}$ $T_A = T_{MI}$		T <sub>MIN</sub> to T <sub>MAX</sub>	-1.0		0.02	- μA			
Dattary Curitaboyar Throobald	Power up		VBATT + 0.03			V				
Battery-Switchover Threshold	Power down			VBATT - 0.03						
Battery-Switchover Hysteresis						60		mV		
Low-Battery Detector Threshold						2		V		

## **ELECTRICAL CHARACTERISTICS (continued)**

( $V_{CC} = 4.75V$  to 5.5V, VBATT = 2.8V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
BATT ON Output	I <sub>SINK</sub> = 3.2mA		0.1	0.4	V
Low Voltage	ISINK = 25mA		0.7	1.5	V
BATT ON Output	Sink current		60		mA
Short-Circuit Current	Source current	1	15	100	μΑ
RESET, LOW-LINE, AND WATCHI	DOG TIMER				
RESET Threshold Voltage		4.50	4.65	4.75	V
RESET Threshold Hysteresis			15		mV
LOWLINE-to-RESET Threshold Voltage			150		mV
V <sub>CC</sub> -to-RESET Delay	Power down		100		μs
V <sub>CC</sub> -to-LOWLINE Delay	Power down		80		μs
RESET Active Timeout Period	Power up	140	200	280	ms
Watchdog Timeout Period	SWT connected to V <sub>OUT</sub>	1.0	1.6	2.25	S
Minimum Watchdog Timeout Period	4.7nF capacitor connected from SWT to GND		10		ms
Minimum Watchdog Input Pulse Width	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 0.75 x V <sub>CC</sub>	100			ns
WDPO Pulse Width			1		ms
WDPO-to-WDO Delay			70		ns
	MAX791C, I <sub>SINK</sub> = 50μA, V <sub>CC</sub> = 1.0V, V <sub>CC</sub> falling		0.004	0.3	
RESET Output Voltage	MAX791E/M, ISINK = 50µA, VCC = 1.2V, VCC falling		0.004	0.3	V
TESET Output Voltage	$I_{SINK} = 3.2 \text{mA}, V_{CC} = 4.25 \text{V}$		0.1	0.4	·
	ISOURCE = 1.6mA, V <sub>CC</sub> = 5V	3.5			
RESET Output Short-Circuit Current	Output source current		7	20	mA
LOWLINE Output Voltage	ISINK = 3.2mA, VCC = 4.25V			0.4	V
LOWLINE Output voltage	ISOURCE = 1µA, VCC = 5V	3.5			- V
LOWLINE Output Short-Circuit Current	Output source current		15	100	μΑ
WDO Octobrit Valle and	ISINK = 3.2mA			0.4	V
WDO Output Voltage	ISOURCE = 500µA, VCC = 5V	3.5			1 V
WDO Output Short-Circuit Current	Output source current		3	10	mA
WDDO Output Voltage	ISINK = 3.2mA			0.4	V
WDPO Output Voltage	ISOURCE = 1mA	3.5			]
WDPO Output Short-Circuit Current	Output source current		7	20	mA

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = 4.75V to 5.5V, VBATT = 2.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
WDI Threshold Voltage	VIH	0.75 x Vcc			V	
(Note 4)	VIL			0.8	] V	
WDI Input Current	WDI = 0V	-50	-10			
WDI Input Current	WDI = V <sub>OUT</sub>		20	50	μΑ	
POWER-FAIL COMPARATOR					•	
PFI Input Threshold	V <sub>CC</sub> = 5V	1.20	1.25	1.30	V	
PFI Leakage Current			±0.01	±25	nA	
PFO Output Voltage	ISINK = 3.2mA			0.4	V	
FFO Output Voltage	ISOURCE = 1µA, V <sub>CC</sub> = 5V	3.5			7 V	
PFO Short-Circuit Current	Output sink current		60		mA	
110 Short-Circuit Current	Output source current	1	15	100	μΑ	
PFI-to-PFO Delay	$V_{IN} = -20$ mV, $V_{OD} = 15$ mV		15		μs	
FFI-10-FFO Delay	$V_{IN} = 20$ mV, $V_{OD} = 15$ mV		55			
CHIP-ENABLE GATING		•			•	
CE IN Leakage Current	Disabled mode		±0.005	±1	μΑ	
CE IN-to-CE OUT Resistance (Note 5)	Enabled mode		75	150	Ω	
CE OUT Short-Circuit Current (Reset Active)	Disabled mode, $\overline{\text{CE}}$ OUT = 0V	0.1	0.75	2.0	mA	
CE IN-to-CE OUT Propagation Delay (Note 6)	$50$ Ω source impedance driver, $C_{LOAD} = 50$ pF		6	10	ns	
CE OUT Output Voltage High	VCC = 5V, IOUT = -100μA	3.5			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
(Reset Active)	$V_{CC} = 0V$ , $VBATT = 2.8V$ , $I_{OUT} = 1\mu A$	2.7			V	
RESET-to-CE OUT Delay	Power down		15		μs	
MANUAL RESET INPUT		1				
MR Minimum Pulse Width		25	15		μs	
MR-to -RESET Propagation Delay			7		μs	
MR Threshold	VCC = 5V		1.25		V	
MR Pull-Up Current	MR = 0V		23	250	μΑ	

Note 1: Either V<sub>CC</sub> or VBATT can go to 0V, if the other is greater than 2.0V.

Note 2: The supply current drawn by the MAX791 from the battery (excluding I<sub>OUT</sub>) typically goes to 10μA when (VBATT - 1V) < V<sub>CC</sub> < VBATT. In most applications, this is a brief period as V<sub>CC</sub> falls through this region.

**Note 3:** "+" = battery-discharging current, "-" = battery-charging current.


Note 4: WDI is internally connected to a voltage-divider between V<sub>OUT</sub> and GND. If unconnected, WDI is driven to 1.6V (typ), disabling the watchdog function.

**Note 5:** The chip-enable resistance is tested with  $V_{CC} = 4.75V \ V_{\overline{CE} \ IN} = V_{\overline{CE} \ OUT} = V_{CC} \ / \ 2$ .

Note 6: The chip-enable propagation delay is measured from the 50% point at  $\overline{\text{CE}}$  IN to the 50% point at  $\overline{\text{CE}}$  OUT.


## **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





## Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











# \_\_\_\_\_Pin Description

PIN	NAME	FUNCTION
1	VBATT	Backup-Battery Input. Connect to external battery or capacitor and charging circuit.
2	Vout	Output Supply Voltage. Vout connects to VCC when VCC is greater than VBATT and VCC is above the reset threshold. When VCC falls below VBATT and VCC is below the reset threshold, VOUT connects to VBATT. Connect a 0.1µF capacitor from VOUT to GND.
3	Vcc	Input Supply Voltage—+5V input
4	GND	Ground. 0V reference for all signals.
5	BATT ON	Battery-On Output. Goes high when VOUT switches to VBATT. Goes low when VOUT switches to VCC. Connect the base of a PNP through a current-limiting resistor to BATT ON for VOUT current requirements greater than 250mA.
6	PFO	Power-Fail Output. This is the output of the power-fail comparator. PFO goes low when PFI is less than 1.25V. This is an uncommitted comparator, and has no effect on any other internal circuitry.
7	PFI	Power-Fail Input. This is the noninverting input to the power-fail comparator. When PFI is less than 1.25V, PFO goes low. Connect PFI to GND or Vout when not used.
8	SWT	Set Watchdog-Timeout Input. Connect this input to V <sub>OUT</sub> to select the default 1.6s watchdog-timeout period. Connect a capacitor between this input and GND to select another watchdog-timeout period. Watchdog-timeout period = 2.1 x (capacitor value in nF) ms.
9	MR	Man <u>ual-Res</u> et Input. This input can be tied to an external momentary pushbutton switch, or to a logic gate output. RESET remains low as long as $\overline{\text{MR}}$ is held low and for 200ms after $\overline{\text{MR}}$ returns high.
10	LOWLINE	LOWLINE Output goes low when V <sub>CC</sub> falls to 150mV above the reset threshold. The output can be used to generate an NMI if the unregulated supply is inaccessible.
11	WDI	Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog time-out period, WDO goes low. WDO remains low until the next transition at WDI. Leaving WDI unconnected disables the watchdog function. WDI connects to an internal voltage-divider between V <sub>OUT</sub> and GND, which sets it to mid-supply when left unconnected.
12	CE OUT	Chip-Enable Output. $\overline{CE}$ OUT goes low only when $\overline{CE}$ IN is low and V <sub>CC</sub> is above the reset threshold. If $\overline{CE}$ IN is low when reset is asserted, $\overline{CE}$ OUT will stay low for 15µs or until $\overline{CE}$ IN goes high, whichever occurs first.
13	CE IN	Chip-Enable Input. The input to chip-enable gating circuit. Connect to GND or VOUT if not used.
14	WDO	Watchdog Output. WDO goes low if WDI remains either high or low longer than the watchdog-timeout period. WDO returns high on the next transition at WDI. WDO remains high if WDI is unconnected. WDO is also high when RESET is asserted.
15	RESET	RESET Output goes low whenever V <sub>CC</sub> falls below the reset threshold. RESET will remain low for typically 200ms after V <sub>CC</sub> crosses the reset threshold on power-up.
16	WDPO	Watchdog-Pulse Output. Upon the absence of a transition at WDI, WDPO will pulse low for a minimum of 1ms. WDPO precedes WDO by 70ns.




Figure 1. MAX791 Block Diagram

# Detailed Description

## Manual Reset Input

Many µP-based products require manual-reset capability, allowing the operator or test technician to initiate a reset. The Manual Reset Input (MR) can be connected directly to a switch, without an external pull-up resistor or debouncing network. It connects to a 1.25V comparator, and has a pull-up to V<sub>OUT</sub> as shown in Figure 1. The propagation delay from asserting MR to RESET asserted is 4µs typ. Pulsing MR low for a minimum of 15µs resets all the internal counters, sets the Watchdog Output (WDO) and Watchdog-Pulse Output (WDPO)




Figure 2. Manual-Reset Timing Diagram





Figure 3. Diode "OR" Connections Allow Multiple Reset Sources to Connect to MR

high, and sets the Set Watchdog-Timeout (SWT) input to V<sub>OUT</sub> - 0.6V, if it is not already connected to V<sub>OUT</sub> (for internal timeouts). It also disables the chip-enable function, setting the Chip-Enable Output (CE OUT) to a high state. The RESET output remains active as long as MR is held low, and the reset-timeout period begins after MR returns high (Figure 2).

Use this input as either a digital-logic input or a second low-line comparator. Normal TTL/CMOS levels can be wire-OR connected via pull-down diodes (Figure 3), and open-drain/collector outputs can be wire-ORed directly.



<u>Figure</u> 4. Adding an External Pull-Down Resistor Ensures RESET is Valid with VCC Down to GND

#### **RESET Output**

The MAX791's RESET output ensures that the  $\mu P$  powers up in a known state, and prevents code-execution errors during power-down or brownout conditions.

The RESET output is active low, and typically sinks 3.2mA at 0.1V saturation voltage in its active state. When deasserted, RESET sources 1.6mA at typically VOUT - 0.5V. When no backup battery is used, RESET output is guaranteed to be valid down to  $V_{CC} = 1V$ , and an external  $10k\Omega$  pull-down resistor on RESET ensures that RESET will be valid with VCC down to GND (Figure 4). As VCC goes below 1V, the gate drive to the RESET output switch reduces accordingly, increasing the rDS(ON) and the saturation voltage. The  $10k\Omega$  pull-down resistor ensures the parallel combination of switch plus resistor is around  $10k\Omega$  and the output saturation voltage is below 0.4V while sinking 40µA. When using a  $10k\Omega$  external pull-down resistor, the high state for the RESET output with VCC = 4.75V is 4.5V typ. For battery voltages ≥ 2V connected to VBATT, RESET remains valid for VCC from 0V to 5.5V.

RESET will be asserted during the following conditions:

- VCC < 4.65V (typ).
- MR < 1.25V (typ).</li>
- RESET remains asserted for 200ms (typ) after VCC rises above 4.65V or after MR has exceeded 1.25V.

The MAX791 battery-switchover comparator does not affect RESET assertion. However, RESET is asserted in battery-backup mode since V<sub>CC</sub> must be below the reset threshold to enter this mode.

#### **Watchdog Function**

The watchdog monitors  $\mu P$  activity via the Watchdog Input (WDI). If the  $\mu P$  becomes inactive, WDO and WDPO are asserted. To use the watchdog function, connect WDI to a bus line or  $\mu P$  I/O line. If WDI remains

high or low for longer than the watchdog timeout period (1.6s nominal), WDPO and WDO are asserted, indicating a software fault condition (see *Watchdog Output* and *Watchdog-Pulse Output* sections).

#### **Watchdog Input**

A change of state (high to low, low to high, or a minimum 100ns pulse) at WDI during the watchdog period resets the watchdog timer. The watchdog default timeout is 1.6s. Select alternative timeout periods by connecting an external capacitor from SWT to GND (see Selecting an Alternative Watchdog Timeout Period section).

To disable the watchdog function, leave WDI floating. An internal resistor network (100k $\Omega$  equivalent impedance at WDI) biases WDI to approximately 1.6V. Internal comparators detect this level and disable the watchdog timer. When VCC is below the reset threshold, the watchdog function is disabled and WDI is disconnected from its internal resistor network, thus becoming high impedance.

## **Watchdog Output**

WDO remains high if there is a transition or pulse at WDI during the watchdog-timeout period. The watchdog function is disabled and WDO is a logic high when VCC is below the reset threshold, battery-backup mode is enabled, or WDI is an open circuit. In watchdog mode, if no transition occurs at WDI during the watchdog-timeout period, WDO goes low 70ns after the falling edge of WDPO and remains low until the next transition at WDI (Figure 5). A flip-flop can force the system into a hardware shutdown if there are two successive watchdog faults (Figure 6). WDO has a 2 x TTL output characteristic.




Figure 5. WDI, WDO, and WDPO Timing Diagram (VCC Mode)




Figure 6. Two Consecutive Watchdog Faults Latch the System in Reset

## Watchdog-Pulse Output

As described in the preceding section, WDPO can be used as the clock input to an external D flip-flop. Upon the absence of a watchdog edge or pulse at WDI at the end of a watchdog-timeout period, WDPO will pulse low for 1ms. The falling edge of WDPO precedes WDO by 70ns. Since WDO is high when WDPO goes low, the flip-flop's Q output remains high as WDO goes low (Figure 5). If the watchdog timer is not reset by a transition at WDI, WDO remains low and WDPO clocks a logic low to the Q output, causing the MAX791 to latch in reset. If the watchdog timer is reset by a transition at WDI, WDO goes high and the flip-flop's Q output remains high. Thus, a system shutdown is only caused by two successive watchdog faults.

The internal pull-up resistors associated with WDO and WDPO connect to VOUT. Therefore, do not connect these outputs directly to CMOS logic that is powered from VCC since, in the absence of VCC (i.e., battery mode), excessive current will flow from WDO or WDPO through the protection diode(s) of the CMOS-logic inputs to ground.

## Selecting an Alternative Watchdog-Timeout Period

SWT input controls the watchdog-timeout period. Connecting SWT to Vout selects the internal 1.6s watch-

dog-timeout period. Select an alternative timeout period by connecting a capacitor between SWT and GND. Do not leave SWT floating, and do not connect it to ground. The following formula determines the watchdog-timeout period:

Watchdog-timeout period =  $2.1 \times (capacitor \ value \ in \ nF) \ ms$ 

This formula is valid for capacitance values between 4.7nF and 100nF (see the Watchdog Timeout vs. Timing Capacitor graph in the *Typical Operating Characteristics*). SWT is internally connected to a ±100nA (typ) current source, which charges and discharges the timing capacitor to create the oscillator frequency that sets the watchdog-timeout period (see *Connecting a Timing Capacitor to SWT* section).

#### **Chip-Enable Signal Gating**

The MAX791 provides internal gating of chip-enable (CE) signals to prevent erroneous data from corrupting the CMOS RAM in the event of a power failure. During normal operation, the CE gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The MAX791 uses a series transmission gate from the Chip-Enable Input (CE IN) to CE OUT (Figure 1).

The 10ns max CE propagation from CE IN to CE OUT




Figure 7. Reset and Chip-Enable Timing

enables the MAX791 to be used with most µPs.

#### Chip-Enable Input

CE IN is high impedance (disabled mode) while RESET is asserted.

During a power-down sequence where VCC passes 4.65V, CE IN assumes a high-impedance state when the voltage at CE IN goes high or 15µs after reset is asserted, whichever occurs first (Figure 7).

During a power-up sequence, CE IN remains high impedance, regardless of CE IN activity, until reset is deasserted following the reset-timeout period.

In the high-impedance mode, the leakage currents into this input are  $\pm 1\mu A$  max over temperature. In the low-impedance mode, the impedance of CE IN appears as a  $75\Omega$  resistor in series with the load at CE OUT.

The propagation delay through the CE transmission gate depends on both the source impedance of the drive to CE IN and the capacitive loading on CE OUT (see the Chip-Enable Propagation Delay vs. CE OUT Load Capacitance graph in the *Typical Operating Characteristics*). The CE propagation delay is production tested from the 50% point on CE IN to the 50% point on CE OUT using a 50 $\Omega$  driver and 50pF of load capacitance (Figure 8). For minimum propagation delay, minimize the capacitive load at CE OUT and use




Figure 8. CE Propagation Delay Test Circuit

a low output-impedance driver.

#### Chip-Enable Output

In the enabled mode, the impedance of CE OUT is equivalent to  $75\Omega$  in series with the source driving CE IN. In the disabled mode, the  $75\Omega$  transmission gate is off and CE OUT is actively pulled to VOUT. This source turns off when the transmission gate is enabled.

#### **LOWLINE Output**

The low-line comparator monitors V<sub>CC</sub> with a typical threshold voltage 150mV above the reset threshold, and has 15mV of hysteresis. LOWLINE typically sinks 3.2mA at 0.1V. For normal operation (V<sub>CC</sub> above the LOWLINE threshold), LOWLINE is pulled to V<sub>OUT</sub>. If access to the unregulated supply is unavailable, use LOWLINE to provide a nonmaskable interrupt (NMI) to the  $\mu$ P as V<sub>CC</sub> begins to fall (Figure 9a).

#### **Power-Fail Comparator**

The power-fail comparator is an uncommitted comparator that has no effect on the other functions of the IC. Common uses include monitoring supplies other than 5V (see the *Typical Operating Circuit* and the *Monitoring a Negative Voltage* section) and early power-fail detection when the unregulated power is easily accessible (Figure 9b).




Figure 9. a) If the unregulated supply is inaccessible, LOWLINE generates the NMI for the  $\mu$ P. b) Use PFO to generate the  $\mu$ P NMI if the unregulated supply is inaccessible.

#### Power-Fail Input

PFI is the input to the power-fail comparator. PFI has a guaranteed input leakage of  $\pm 25$ nA max over temperature. The typical comparator delay is 15 $\mu$ s from V<sub>IL</sub> to V<sub>OL</sub> (power failing), and 55 $\mu$ s from V<sub>IH</sub> to V<sub>OH</sub> (power being restored). If unused, connect this input to ground.

#### Power-Fail Output

The Power-Fail Output (PFO) goes low when PFI goes below 1.25V. It typically sinks 3.2mA with a saturation voltage of 0.1V. With PFI above 1.25V, PFO is actively pulled to VOUT. Connecting PFI through a voltage-divider to an unregulated supply allows PFO to generate an NMI as the unregulated power begins to fall (Figure 9b). If the unregulated supply is inaccessible,

Table 1. Input and Output States in Battery-Backup Mode

- ····· <b>,</b> - ···· ··· <b>,</b> ···· ··· ···						
PIN	NAME	STATUS				
1	VBATT	Supply current is 1µA maximum.				
2	V <sub>OUT</sub>	V <sub>OUT</sub> is connected to VBATT through an internal PMOS switch.				
3	Vcc	Battery-switchover comparator monitors V <sub>CC</sub> for active switchover.				
4	GND	GND—0V reference for all signals.				
5	BATT ON	Logic high. The open-circuit output is equal to VOUT.				
6	PFO	The power-fail comparator remains active in the battery-backup mode for V <sub>CC</sub> ≥ VBATT - 1.2V typ. Below this voltage, PFO is forced low.				
7	PFI	The power-fail comparator remains active in the battery-backup mode for V <sub>CC</sub> ≥ VBATT - 1.2V typ.				
8	SWT	SWT is ignored.				
9	MR	MR is ignored.				
10	LOWLINE	Logic low*				
11	WDI	WDI is ignored, and goes high impedance.				
12	CE OUT	Logic high. The open-circuit output voltage is equal to V <sub>OUT</sub> .				
13	CE IN	High impedance				
14	WDO	Logic high. The open-circuit output voltage is equal to VOUT.				
15	RESET	Logic low*				
16	WDPO	Logic high. The open-circuit output voltage is equal to Vout.				

 $<sup>^{\</sup>ast}$  VCC must be below the reset threshold to enter battery-backup mode.

use LOWLINE to generate the NMI. The LOWLINE threshold is typically 150mV above the reset threshold (see *LOWLINE Output* section).

#### **Battery-Backup Mode**

The MAX791 requires two conditions to switch to battery-backup mode: 1)  $V_{CC}$  must be below the reset threshold; 2)  $V_{CC}$  must be below VBATT. Table 1 lists the status of the inputs and outputs in battery-backup mode.




Figure 10. VCC and VBATT-to-Vout Switch

# RESET THRESHOLD VCC RESET CE IN SECOND CE PULSE ABSENT WHEN VBATT < 2V

Figure 11. Backup-Battery Monitor Timing Diagram

## **Battery On Output**

The Battery On (BATT ON) output indicates the status of the internal VCC/battery-switchover comparator, which controls the internal VCC and VBATT switches. For VCC greater than VBATT (ignoring the small hysteresis effect), BATT ON typically sinks 3.2mA at 0.1V saturation voltage. In battery-backup mode, this terminal sources approximately 10µA from VOUT. Use BATT ON to indicate battery-switchover status or to supply base drive to an external pass transistor for higher-current applications (see *Typical Operating Circuit*).

#### **Input Supply Voltage**

The Input Supply Voltage (VCC) should be a regulated +5V. VCC connects to VOUT via a parallel diode and a large PMOS switch. The switch carries the entire current load for currents less than 250mA. The parallel diode carries any current in excess of 250mA. Both the switch and the diode have impedances less than  $1\Omega$  each (Figure 10). The maximum continuous current is 250mA, but power-on transients may reach a maximum of 1A.

#### **Backup-Battery Input**

The Backup-Battery Input (VBATT) is similar to  $V_{CC}$ , except the PMOS switch and parallel diode are much smaller. Accordingly, the on-resistances of the diode and the switch are each approximately  $10\Omega$ . Continuous current should be limited to 25mA and peak currents (only during power-up) limited to 250mA. The

reverse leakage of this input is less than  $1\mu A$  over temperature and supply voltage.

#### **Output Supply Voltage**

The Output Supply Voltage (V<sub>OUT</sub>) is internally connected to the substrate of the IC and supplies all the current to the external system and internal circuitry. All opencircuit outputs will, for example, assume the V<sub>OUT</sub> voltage in their high states rather than the V<sub>CC</sub> voltage. At the maximum source current of 250mA, V<sub>OUT</sub> will typically be 200mV below V<sub>CC</sub>. Decouple this terminal with a  $0.1\mu F$  capacitor.

#### **Low-Battery Monitor**

The MAX791 low-battery voltage function monitors VBATT. Low-battery detection of 2.0V ±0.15V is monitored only during the reset-timeout period (200ms) that occurs either after a normal power-up sequence or after the MR reset input has been returned to its high state. If the battery voltage is below 2.0V, the second CE pulse is inhibited after reset timeout. If the battery voltage is above 2.0V, all CE pulses are allowed through the CE gate after the reset timeout period. To use this function, after the 200ms reset delay, write 00 (HEX) to a location using the first CE pulse, and write FF (HEX) to the same location using the second CE pulse following RESET going inactive on power-up. The contents of the memory then indicates a good battery (FF) or a low battery (00) (Figure 11).




Figure 12. SuperCap or MaxCap on VBATT

## **Applications Information**

The MAX791 is not short-circuit protected. Shorting Vout to ground, other than power-up transients such as charging a decoupling capacitor, destroys the device.

All open-circuit outputs swing between V<sub>OUT</sub> and GND rather than V<sub>CC</sub> and GND.

If long leads connect to the chip inputs, ensure that these lines are free from ringing and other conditions that would forward bias the chip's protection diodes.

There are three distinct modes of operation:

- Normal operating mode with all circuitry powered up. Typical supply current from V<sub>CC</sub> is 60μA, while only leakage currents flow from the battery.
- Battery-backup mode where V<sub>CC</sub> is typically within 0.7V below VBATT. All circuitry is powered up and the supply current from the battery is typically less than 60μA.
- Battery-backup mode where VCC is less than VBATT by at least 0.7V. VBATT supply current is less than 1µA max.

# Using SuperCaps or MaxCaps with the MAX791

VBATT has the same operating voltage range as V<sub>CC</sub>, and the battery-switchover threshold voltages are typi-

cally ±30mV centered at VBATT, allowing use of a SuperCap and a simple charging circuit as a backup source (Figure 12).

If VCC is above the reset threshold and VBATT is 0.5V above VCC, current flows to VOUT and VCC from VBATT until the voltage at VBATT is less than 0.5V above VCC. For example, with a SuperCap connected to VBATT and through a diode to VCC, if VCC quickly changes from 5.4V to 4.9V, the capacitor discharges through VOUT and VCC until VBATT reaches 5.3V typ. Leakage current through the SuperCap charging diode and MAX791 internal power diode eventually discharges the SuperCap to VCC. Also, if VCC and VBATT start from 0.5V above the reset threshold and power is lost at VCC, the SuperCap on VBATT discharges through VCC until VBATT reaches the reset threshold; the MAX791 then switches to battery-backup mode and the current through VCC goes to zero (Figure 10).

# Using Separate Power Supplies for VBATT and VCC

If using separate power supplies for VCC and VBATT, VBATT must be less than 0.3V above VCC when VCC is above the reset threshold. As described in the previous section, if VBATT exceeds this limit and power is lost at VCC, current flows continuously from VBATT to VCC via the VBATT-to-VOUT diode and the VOUT-to-VCC switch until the circuit is broken (Figure 10).

#### **Alternative Chip-Enable Gating**

Using memory devices with CE and CE inputs allows the MAX791 CE loop to be bypassed. To do this, connect CE IN to ground, pull up CE OUT to VOUT, and connect CE OUT to the CE input of each memory device (Figure 13). The CE input of each part then connects directly to the chip-select logic, which does not have to be gated by the MAX791.

## Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of PFO when VIN is near the power-fail comparator trip point. Figure 14 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 so that PFI sees 1.25V when VIN falls to the desired trip point (VTRIP). Resistor R3 adds hysteresis. It will typically be an order of magnitude greater than R1 or R2. The current through R1 and R2 should be at least 1µA to ensure that the 25nA (max) PFI input current does not shift the trip point. R3 should be larger than  $10k\Omega$  to prevent it from loading down the PFO pin. Capacitor C1 adds additional noise rejection.




Figure 13. Alternate CE Gating

## VIN +5V $V_{CC}$ PFI C:1 ИЛХІЛИ **MAX791** R2 > PF0 GND ΤΟ μΡ \*OPTIONAL +5V **4** PF0 0V V<sub>L</sub> V<sub>TRIP</sub> V<sub>H</sub> R2 || R3 VL - 1.25 + 5 - 1.25 = 1.25R1 + R2 | R3

Figure 14. Adding Hysteresis to the Power-Fail Comparator

#### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using Figure 15's circuit. When the negative supply is valid, PFO is low. When the negative supply voltage drops, PFO goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the VCC voltage, and resistors R1 and R2.

#### **Backup-Battery Replacement**

The backup battery may be disconnected while VCC is above the reset threshold. No precautions are necessary to avoid spurious reset pulses.

#### **Negative-Going Vcc Transients**

While issuing resets to the  $\mu P$  during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration negative-going VCC transients (glitches). It is usually undesirable to reset the  $\mu P$  when VCC experiences only small glitches.

Figure 16 shows maximum transient duration vs. reset comparator overdrive, for which reset pulses are not generated. The graph was produced using negative-

going VCC pulses, starting at 5V and ending below the reset threshold by the magnitude indicated (reset comparator overdrive). The graph shows the maximum pulse width that a negative-going VCC transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a VCC transient that goes 100mV below the reset threshold and lasts for  $40\mu s$  or less will not cause a reset pulse to be issued.

A 100nF bypass capacitor mounted close to the V<sub>CC</sub> pin provides additional transient immunity.

#### Connecting a Timing Capacitor to SWT

SWT is internally connected to a ±100nA current source. When a capacitor is connected from SWT to ground (to select an alternative watchdog-timeout period), the current source charges and discharges the timing capacitor to create the oscillator that controls the watchdog-timeout period. To prevent timing errors or oscillator start-up problems, minimize external current leakage sources at this pin, and locate the capacitor as




Figure 15. Monitoring a Negative Voltage

close to SWT as possible. The sum of PC board leakage + SWT capacitor leakage must be small compared to  $\pm 100$ nA.

#### **Watchdog Software Considerations**

A way to help the watchdog timer keep a closer watch on software execution involves setting and resetting the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low. This technique avoids a "stuck" loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out.

Figure 17 shows an example flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the pro-




Figure 16. Maximum Transient Duration Without Causing a Reset Pulse vs. Reset Comparator Overdrive

gram returns to the beginning. If the program should "hang" in any subroutine, the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.

## **Maximum Vcc Fall Time**

The V<sub>CC</sub> fall time is limited by the propagation delay of the battery switchover comparator and should not exceed 0.03V/ $\mu$ s. A standard rule of thumb for filter capacitance on most regulators is on the order of 100 $\mu$ F per amp of current. When the power supply is shut off or the main battery is disconnected, the associated initial V<sub>CC</sub> fall rate is just the inverse or 1A / 100 $\mu$ F = 0.01V/ $\mu$ s. The V<sub>CC</sub> fall rate decreases with time as V<sub>CC</sub> falls exponentially, which more than satisfies the maximum fall-time requirement.







Figure 17. Watchdog Flow Diagram



TRANSISTOR COUNT: 729 SUBSTRATE CONNECTED TO VOUT

## **Package Information**





**MILLIMETERS** 

MAX

1.75

0.25

0.49

0.25 4.00

6.20

1.27

MAX

5.00

8.75

10.00

21-0041A

**MILLIMETERS** 

MIN

4.80

8.55

9.80

MIN

1.35

0.10

0.35

0.19


3.80

5.80

0.40


MAX

## Package Information (continued)



ДΙΜ	INC	HES	MILLIM	IETERS
DIIVI	MIN	MAX	MIN	MAX
Α	_	0.200	-	5.08
В	0.014	0.023	0.36	0.58
B1	0.038	0.065	0.97	1.65
С	0.008	0.015	0.20	0.38
Е	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
е	0.1	0.100		54
L	0.125	0.200	3.18	5.08
L1	0.150	-	3.81	-
Q	0.015	0.070	0.38	1.78
S	-	0.098	_	2.49
S1	0.005	_	0.13	_

DINIO	INCHES		MILLIMETERS		
PINS	MIN	MAX	MIN	MAX	
8	-	0.405	_	10.29	
14	-	0.785	_	19.94	
16	-	0.840	_	21.34	
18	-	0.960	_	24.38	
20	-	1.060	_	26.92	
24	-	1.280	_	32.51	
	14 16 18 20	N	MIN         MAX           8         -         0.405           14         -         0.785           16         -         0.840           18         -         0.960           20         -         1.060	MIN         MAX         MIN           8         -         0.405         -           14         -         0.785         -           16         -         0.840         -           18         -         0.960         -           20         -         1.060         -	



**NOTES** 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.