

# **Operational Amplifier**

# Low Noise, Low Input Offset Voltage CMOS Operational Amplifier

# LMR1802G-LB

#### **General Description**

This is the product guarantees long time support in Industrial market. And it is suitable for usage of industrial applications.

LMR1802G-LB precision single CMOS operational amplifier features low noise, low input offset voltage and low input bias current that are suitable for equipment operating from battery power and using sensors that an amplifier.

#### Features

- Long Time Support Product for Industrial Applications.
- Low Input-Referred Noise Voltage Density
- Driving High Capacitive Load
- Full-Swing Output

#### **Applications**

- Industrial Equipment
- Sensor Amplifiers
- Battery-powered Equipment
- Current Monitoring Amplifier
- ADC front ends, Buffer Amplifier
- Photodiode Amplifier
- Amplifiers

#### Key Specifications

- Input Offset Voltage: 5 µV(Typ)
- Input Referred Noise Voltage Density f=10Hz: 7.8 nV/√Hz(Typ)
- f=1kHz: 2.9 nV/√Hz(Typ)
- Input Common Mode Voltage Range: Vss to VDD-1.0 V
- Input Bias Current: 0.5 pA(Typ)
- Operating Supply Voltage Range Single Supply: 2.5 V to 5.5 V Dual Supply: ±1.25 V to ±2.75 V
- Operating Temperature Range: -40 °C to +125 °C

#### Package


SSOP5

W(Typ) x D(Typ) x H(Max)

2.90 mm x 2.80 mm x 1.25 mm




**Typical Application Circuit** 



OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays


# **Pin Configuration**



### **Pin Description**

Pin No.	Pin Name	Function
1	+IN	Non-inverting input
2	VSS	Negative power supply / Ground
3	-IN	Inverting input
4	OUT	Output
5	VDD	Positive power supply

# **Block Diagram**



# **Description of Blocks**

#### 1. OPAMP:

This block includes a full-swing output operational amplifier with class-AB output circuit and low-noise-ground-sense differential input stage.

2. Iref:

This block supplies reference current to operate OPAMP block.

# Absolute Maximum Ratings (Ta=25 °C)

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>DD</sub> -V <sub>SS</sub>	7.0	V
Differential Input Voltage <sup>(Note 1)</sup>	Vid	V <sub>DD</sub> - V <sub>SS</sub>	V
Common-mode Input Voltage Range	VICMR	(V <sub>SS</sub> - 0.3) to (V <sub>DD</sub> + 0.3)	V
Input Current	lı –	±10	mA
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	- 55 to + 150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

*Caution 2:* Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB boards with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 1) The differential input voltage indicates the voltage difference between inverting input and non-inverting input.

The input pin voltage is set to V<sub>SS</sub> or more.

#### Thermal Resistance<sup>(Note 2)</sup>

Deremeter	Symbol	Thermal Resistance (Typ)		Linit
Parameter		1s <sup>(Note 4)</sup>	2s2p <sup>(Note 5)</sup>	Unit
SSOP5				
Junction to Ambient	θյΑ	376.5	185.4	°C/W
Junction to Top Characterization Parameter <sup>(Note 3)</sup>		40	30	°C/W

(Note 2) Based on JESD51-2A(Still-Air).

(Note 3) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 4) Using a PCB board based on JESD51-3. (Note 5) Using a PCB board based on JESD51-7.

Layer Number of Measurement Board	Material	Board Size			
Single	FR-4	114.3 mm x 76.2 mm >	(1.57 mmt		
Тор	Тор				
Copper Pattern	Thickness				
Footprints and Traces	70 µm				
Layer Number of Measurement Board	Material	Board Size			
4 Layers	FR-4	114.3 mm x 76.2 mm	x 1.6 mmt		
Тор		2 Internal Laye	ers	Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 mm	70 µm

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage	V <sub>DD</sub>	2.5 ±1.25	5.0 ±2.5	5.5 ±2.75	V
Operating Temperature	Topr	-40	+25	+125	°C

# Electrical Characteristics (Unless otherwise specified V<sub>DD</sub>=5 V, V<sub>SS</sub>=0 V, Ta=25 °C)

Description	Symbol	Temperature Range	Limit				0			
Parameter			Min	Тур	Max	Unit	Conditions			
Input Offset Voltage (Note 1,2)		25 °C	-	5	450		-			
	Vio	Full range	-	-	500	μV	-			
Input Offset Voltage Temperature Drift <sup>(Note 1,2)</sup>	ΔVιο/ΔΤ	Full range	-	0.4	-	µV/°C	-			
Input Offset Current (Note 1)	lio	25 °C	-	0.5	-	pА	-			
(Note 1 2)		25 °C	-	0.5	220.0					
Input Bias Current <sup>(Note 1,2)</sup>	IB	Full range	-	-	3000	pА	-			
		25 °C	-	1100	1450					
Supply Current <sup>(Note 2)</sup>	lod	Full range	-	-	1500	- μΑ	R∟=∞, G=0 dB			
Output Voltage High	Vон	25 °C	-	7	50	mV	R <sub>L</sub> =10 kΩ, Voh=Vdd-Vout			
Output Voltage Low	Vol	25 °C	-	5	50	mV	R∟=10 kΩ			
Large Signal Voltage Gain <sup>(Note 2)</sup>	Av	25 °C	120	140	-	dB	R <sub>L</sub> =10 kΩ			
		Full range	100	-	-					
Common-mode Input Voltage Range	VICMR	25 °C	0	-	4	V	Vss to VDD-1.0 V			
Common-mode Rejection Ratio	CMRR	25 °C	85	105	-	dB	-			
Power Supply Rejection Ratio	PSRR	25 °C	90	125	-	dB	-			
Output Source Current(Note 1.3)		25 °C	2.0	3.5	-		V <sub>OUT</sub> =V <sub>DD</sub> -0.1 V			
Output Source Current <sup>(Note 1,3)</sup>	I <sub>OH</sub>	25 C	25	50	-	– mA	V <sub>OUT</sub> =V <sub>SS</sub>			
Output Ciple Outpoint/Note 1.3)				-	25 °C	3	9	-		V <sub>OUT</sub> =V <sub>SS</sub> +0.1 V
Output Sink Current <sup>(Note 1,3)</sup>	I <sub>OL</sub>	25 C	25	50	-	– mA	V <sub>OUT</sub> =V <sub>DD</sub>			
Slew Rate	SR	25 °C	-	1.1	-	V/µs	C∟=25 pF			
Gain Bandwidth Product	GBW	25 °C	-	3	-	MHz	G=40 dB			
Phase Margin	θ	25 °C	-	68	-	deg	G=40 dB			
Gain Margin	Gm	25 °C	-	12	-	dB	-			
Input-Referred Noise Voltage	Vn	25 °C	-	7.8	-	n)//://-	f=10 Hz			
Density		n 25 °C	-	2.9	-	nV/√Hz	f=1 kHz			
Total Harmonic Distortion + Noise	THD+N	25 °C	-	0.0035	-	%	V <sub>OUT</sub> =4 V <sub>P-P</sub> , f=1 kHz, LPF=80 kHz			

(Note 1) Absolute value

(Note 2) Full range: Ta=-40 °C to +125 °C

(Note 2) full large. Ia - yo c to + 120 c (Note 3) Consider the power dissipation of the IC under high temperature environment when selecting the output current value. When the output pins are short-circuited continuously, the output current may decrease due to the temperature rise by the heat generation of inside the IC.

#### **Description of Terms in Electrical Characteristics**

Described below are descriptions of the relevant electrical terms used in this datasheet. Items and symbols generally used are also shown. Note that item names and symbols, and their meanings may differ from those on another manufacturer's or general documents.

#### 1. Absolute Maximum Ratings

Absolute maximum rating items indicates the condition which must not be exceeded even if it is instantaneous. Applying of a voltage exceeding the absolute maximum ratings or use outside the temperature range which is provided in the absolute maximum ratings cause characteristic deterioration or destruction of the IC.

1.1 Supply Voltage (V<sub>DD</sub>-V<sub>SS</sub>)

This indicates the maximum voltage that can be applied between the positive power supply pin and the negative power supply pin without deteriorating the characteristics of internal circuit or without destroying it.

1.2 Differential Input Voltage (VID)

This indicates the maximum voltage that can be applied between the non-inverting input pin and the inverting input pin without deteriorating the characteristics of the IC or without destroying it.

1.3 Common-mode Input Voltage Range (VICM)

This indicates the maximum voltage that can be applied to the non-inverting input pin and inverting input pin without deteriorating the characteristics of the IC or without destroying it. Common-mode Input Voltage Range of the maximum ratings does not assure normal operation of IC. For normal operation, use the IC within the Common-mode Input Voltage Range characteristics.

#### 2. Electrical Characteristics

2.1 Input Offset Voltage (VIO)

This indicates the voltage difference between non-inverting and inverting pins. It can be translated as the input voltage difference required for setting the output voltage at 0 V.

- 2.2 Input Offset Voltage Temperature Drift ( $\Delta V_{IO}/\Delta T$ ) Denotes the ratio of the input offset voltage fluctuation to the ambient temperature fluctuation.
- 2.3 Input Offset Current (I<sub>IO</sub>)

This indicates the difference of input bias current between the non-inverting and inverting pins.

- 2.4 Input Bias Current (IB) This indicates the current that flows into or out from the input pin. It is defined by the average of input bias currents at the non-inverting and inverting pins.
- 2.5 Supply Current (I<sub>DD</sub>) This indicates the current of the IC itself flowing under the specified conditions and under no-load or steady-state conditions.
- 2.6 Output Voltage High / Output Voltage Low (V<sub>OH</sub>/V<sub>OL</sub>) This indicates the voltage range of the output under specified load condition. It is divided into output voltage High and low. Output voltage high indicates the upper limit of output voltage. Output voltage low indicates the lower limit.
- 2.7 Large Signal Voltage Gain (A<sub>V</sub>)
  This indicates the amplifying rate (gain) of output voltage against the voltage difference between non-inverting pin and inverting pin. It is normally the amplifying rate (gain) with reference to DC voltage.
  A<sub>V</sub> = (Output voltage) / (Differential input voltage)
- 2.8 Common-mode Input Voltage Range (V<sub>ICMR</sub>) This indicates the input voltage range where IC normally operates.
- 2.9 Common-mode Rejection Ratio (CMRR) This indicates the ratio of fluctuation of input offset voltage when Common-mode Input Voltage is changed. It is normally the fluctuation of DC. CMRR = (Change of Input common-mode voltage)/(Input offset fluctuation)
- 2.10 Power Supply Rejection Ratio (PSRR) This indicates the ratio of fluctuation of input offset voltage when supply voltage is changed. It is normally the fluctuation of DC.
   PSRR= (Change of power supply voltage)/(Input offset fluctuation)

# **Description of Terms in Electrical Characteristics - continued**

- 2.11 Output Source Current/ Output Sink Current (I<sub>SOURCE</sub> / I<sub>SINK</sub>) The maximum current that can be output from the IC under specific output conditions. The output source current indicates the current flowing out from the IC, and the output sink current indicates the current flowing into the IC.
- 2.12 Slew Rate (SR) This is a parameter representing the operational speed of the operational amplifier. This indicates the rate at which the output voltage can change in the specified unit time.
- 2.13 Gain Bandwidth (GBW)

This indicates the product of an arbitrary frequency and its gain in the range of the gain slope of -6 dB/octave.

- 2.14 Phase Margin (θ) This indicates the margin of phase from the phase delay of 180 degree at the frequency which the gain of the operational amplifier is 1.
- 2.15 Gain Margin (Gm) This indicates the margin of Gain from 0 dB at the frequency which the phase delay of 180 degree.
- 2.16 Input-Referred Noise Voltage (Vn) Indicates a noise voltage generated inside the operational amplifier equivalent by ideal voltage source connected in series with input terminal.
- 2.17 Total Harmonic Distortion + Noise (THD+N) This indicates the content ratio of harmonic and noise components relative to the output signal.

# **Typical Performance Curves**






Figure 1. Supply Current vs Supply Voltage

Figure 2. Supply Current vs Ambient Temperature









Figure 4. Output Voltage High vs Ambient Temperature (RL=10 k $\Omega$ )








Figure 9. Input Offset Voltage vs Supply Voltage

Figure 10. Input Offset Voltage vs Ambient Temperature








Figure 12. Large Signal Voltage Gain vs Supply Voltage (RL=10 k\Omega)




Figure 13. Large Signal Voltage Gain vs Ambient Temperature




Figure 15. Common Mode Rejection Ratio vs Ambient Temperature

Figure 14. Common Mode Rejection Ratio vs Supply Voltage





Figure 16. Power Supply Rejection Ratio vs Ambient Temperature







Figure 21. Gain Bandwidth Product vs Ambient Temperature

Figure 22. Phase Margin vs Load Capacitance  $(R_F=10 \text{ k}\Omega, G=+40 \text{ dB})$ 







Figure 24. Voltage Gain vs Frequency (V<sub>DD</sub>=5 V, G=0 dB, V<sub>IN</sub>=180 mV<sub>PP</sub>)

# **Application Examples**

Voltage Follower





Voltage Follower Circuit

Using this circuit, the output voltage (V<sub>OUT</sub>) is configured to be equal to the input voltage (V<sub>IN</sub>). This circuit also stabilizes the output voltage (V<sub>OUT</sub>) due to high input impedance and low output impedance. Computation for output voltage (V<sub>OUT</sub>) is shown below.

$$V_{OUT} = V_{IN}$$

oInverting Amplifier






For inverting amplifier, input voltage (V<sub>IN</sub>) is amplified by a voltage gain and depends on the ratio of R<sub>IN</sub> and R<sub>F</sub>. The out-of-phase output voltage is shown in the next expression.

$$V_{OUT} = -\frac{R_f}{R_{IN}} V_{IN}$$

This circuit has input impedance equal to RIN.

oNon-inverting Amplifier



Non-inverting Amplifier Circuit

For non-inverting amplifier, input voltage  $(V_{IN})$  is amplified by a voltage gain, which depends on the ratio of  $R_{IN}$  and  $R_F$ . The output voltage  $(V_{OUT})$  is in-phase with the input voltage  $(V_{IN})$  and is shown in the next expression.

$$V_{OUT} = \left(1 + \frac{R_f}{R_{IN}}\right) V_{IN}$$

Effectively, this circuit has high input impedance since its input side is the same as that of the operational amplifier.

# I/O Equivalence Circuits

Pin No.	Pin Name	Pin Description	Equivalence Circuit
4	OUT	Output	
1 3	+IN -IN	Input	

### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.


# **Operational Notes – continued**

#### 11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.


Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




#### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


# **Ordering Information**



# **Marking Diagram**



# Datasheet



# Revision History

Date	Revision	Changes
07.May.2018	001	New Release
13.Jun.2018	002	Typical Application Circuit : Addition of $C_F$ Electrical Characteristics(Output Voltage High) : Addition to the condition column Electrical Characteristics(Input Offset Voltage Temperature Drift) : Addition of Note 2

# Notice

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSI	CLASSⅢ	CLASS II b	CLASSII
CLASSⅣ	CLASSI	CLASSⅢ	CLASSII

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.



# LMR1802G-LB - Web Page

**Distribution Inventory** 

Part Number	LMR1802G-LB
Package	SSOP5
Unit Quantity	3000
Minimum Package Quantity	3000
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes