N-Channel Logic Level PowerTrench® MOSFET

40 V, 300 A, 0.55 m Ω

Features

- Typical $R_{DS(on)} = 0.47 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 290 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- Qualified to AEC Q101
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit	
V _{DSS}	Drain-to-Source Voltage	40	V	
V _{GS}	Gate-to-Source Voltage ±20			
I _D	Drain Current – Continuous, (V _{GS} = 10 V) T _C = 25°C (Note 1)	*		
	Pulsed Drain Current, T _C = 25°C	(See Figure 4)	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 2)	913	mJ	
P_{D}	Power Dissipation	429	W	
	Derate Above 25°C	2.86	W/°C	
T _J , T _{STG}	Operating and Storage Temperature	-55 to +175	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by bondwire configuration.
- Starting T_J = 25°C, L = 530 μH, I_{AS} = 64 A, V_{DD} = 40 V during inductor charging and V_{DD} = 0 V during time in avalanche.



ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
40 V	0.55 m Ω @ 10 V	300 A




N-CHANNEL MOSFET



H-PSOF8L CASE 100CU

MARKING DIAGRAM



&Z = Assembly Plant Code &3 = Numeric Date Code

&K = Lot Code

FDBL9401L = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

1

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.35	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 3)	43	

R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS					
BV _{DSS}	Drain-to-Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	100	-	-	V
I _{DSS}	Drain-to-Source Leakage Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 175^{\circ}\text{C (Note 4)}$	- -	- -	1 2	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V	_	-	±100	nA
ON CHARAC	CTERISTICS					
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.7	3	V
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 4.5 V, I _D = 80 A	_	0.59	0.76	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 80 \text{ A}$ $T_J = 25^{\circ}\text{C}$ $T_J = 175^{\circ}\text{C (Note 4)}$	_ _	0.47 0.81	0.55 0.97	mΩ
OYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 20 V, V _{GS} = 0 V, f = 1 MHz	_	19550	-	pF
C _{oss}	Output Capacitance		-	5630	-	pF
C _{rss}	Reverse Transfer Capacitance		_	509	-	pF
R_g	Gate Resistance	V _{GS} = 0.5 V, f = 1 MHz	-	2.8	-	Ω
Q _{g(tot)}	Total Gate Charge at 10 V	V _{GS} = 0 V to 10 V, V _{DD} = 20 V, I _D = 80 A	-	269	376	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 V to 1 V, V _{DD} = 20 V, I _D = 80 A	_	17	-	nC
Q _{gs}	Gate-to-Source Gate Charge	V _{DD} = 20 V, I _D = 80 A	-	56	-	nC
Q_{gd}	Gate-to-Drain "Miller" Charge	V _{DD} = 20 V, I _D = 80 A	_	33	-	nC
WITCHING	CHARACTERISTICS					
t _{on}	Turn-On Time	V _{DD} = 20 V, I _D = 80 A, V _{GS} = 10 V,	_	_	150	ns
t _{d(on)}	Turn-On Delay Time	$ R_{GEN} = 6 \Omega$	_	27	-	ns
t _r	Turn-On Rise Time		-	49	-	ns
t _{d(off)}	Turn-Off Delay Time		-	196	-	ns
t _f	Turn-Off Fall Time	7	_	79	-	ns
t _{off}	Turn-Off Time	<u> </u>	_	_	412	ns
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V	_	0.78	1.25	V
		I _{SD} = 40 A, V _{GS} = 0 V	-	0.74	1	
t _{rr}	Reverse-Recovery Time	I _F = 80 A, dI _{SD} /dt = 100 A/μs	-	130	195	ns
Q _{rr}	Reverse-Recovery Charge	7	_	270	405	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{4.} The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS




Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature

175




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area

Figure 6. Unclamped Inductive Switching Capability

Note: Refer to ON Semiconductor Application Notes AN7514 and AN7515




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS




Figure 11. R_{DS(on)} vs. Gate Voltage




Figure 12. Normalized R_{DS(on)} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain-to-Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain-to-Source Voltage





Figure 16. Gate Charge vs. Gate-to-Source Voltage

PACKAGE DIMENSIONS

H-PSOF8L 11.68x9.80 CASE 100CU ISSUE O



- JEDEC MO-299, ISSUE A, DATED NOVEMBER 2009.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

-Ī ├-1.20

7.40

-(8.30)

BOTTOM VIEW

3.75

0.65

PACKAGE MARKING AND ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
FDBL9401L-F085	FDBL9401L	H-PSOF8L (Pb-Free / Halogen Free)	13″	24 mm	2000 Units

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative