Power MOSFET, N-Channel, SUPERFET[®] III, FRFET[®], 650 V, 65 A, 40 m Ω

Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power system for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional component and improve system reliability.

Features

- 700 V @ T_J = 150°C
- Typ. $R_{DS(on)} = 33.8 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. $Q_g = 153 \text{ nC}$)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 1333 pF)
- 100% Avalanche Tested
- AEC-Q101 Qualified and PPAP Capable

Applications


- Automotive On Board Charger HEV-EV
- Automotive DC/DC converter for HEV-EV



ON Semiconductor®

www.onsemi.com


V _{DSS}	R _{DS(ON)} MAX	I _D MAX
650 V	40 mΩ @ 10 V	65 A



POWER MOSFET



MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Symbol	Parame	NVHL040N65S3F	Unit V V	
V _{DSS}	Drain to Source Voltage			650
V _{GSS}	Gate to Source Voltage - DC			±30
		– AC (f > 1 Hz)	±30	
I _D	Drain Current	– Continuous (T _C = 25°C)	65	А
		– Continuous (T _C = 100°C)	45	
I _{DM}	Drain Current	- Pulsed (Note 1)	162.5	А
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		1009	mJ
E _{AR}	Repetitive Avalanche Energy (Note 1)		4.46	mJ
dv/dt	MOSFET dv/dt Peak Diode Recovery dv/dt (Note 3)		100	V/ns
			50	
P _D	Power Dissipation	(T _C = 25°C)	446	W
		– Derate Above 25°C	3.57	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		–55 to +150	°C
ΤL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Repetitive rating: pulse-width limited by maximum junction temperature. 2. $I_{AS} = 9 \text{ A}$, $R_G = 25 \Omega$, starting $T_J = 25^{\circ}C$. 3. $I_{SD} \leq 32.5 \text{ A}$, di/dt $\leq 200 \text{ A}/\mu\text{s}$, $V_{DD} \leq 400 \text{ V}$, starting $T_J = 25^{\circ}C$.

THERMAL CHARACTERISTICS

Symbol	Parameter	NVHL040N65S3F	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.28	°C/W
R _{0JA}	Thermal Resistance, Junction to Ambient, Max.	40	

PACKAGE MARKING AND ORDERING INFORMATION


Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
NVHL040N65S3F	NVHL040N65S3F	TO-247	Tube	N/A	N/A	30 Units

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACT	ERISTICS	••			•	
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 1 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$	650	-	-	V
		V_{GS} = 0 V, I_{D} = 10 mA, T_{J} = 150°C	700	-	-	V
$\Delta \text{BV}_{\text{DSS}} / \Delta \text{T}_{\text{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 10 mA, Referenced to 25°C	-	0.64	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	10	μA
		V_{DS} = 520 V, T_{C} = 125°C	-	103	-	
I _{GSS}	Gate to Body Leakage Current	$V_{GS}=\pm30~\text{V},~V_{DS}=0~\text{V}$	-	-	±100	nA
ON CHARACTE	RISTICS	••				
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 2.1$ mA	3.0	-	5.0	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 32.5 A	-	33.8	40	mΩ
9 _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 32.5 A	-	40	-	S
DYNAMIC CHAI	RACTERISTICS			•		
C _{iss}	Input Capacitance	V_{DS} = 400 V, V_{GS} = 0 V, f = 1 MHz	-	5875	-	pF
C _{oss}	Output Capacitance		-	140	-	pF
C _{oss(eff.)}	Effective Output Capacitance	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	-	1333	-	pF
C _{oss(er.)}	Energy Related Output Capacitance	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	-	241	-	pF
Q _{g(tot)}	Total Gate Charge at 10 V	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 32.5 \text{ A}, \text{ V}_{GS} = 10 \text{ V}$	-	153	-	nC
Q _{gs}	Gate to Source Gate Charge	(Note 4)	-	51	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	61	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	1.9	-	Ω
SWITCHING CH	IARACTERISTICS	•			•	
t _{d(on)}	Turn-On Delay Time	V_{DD} = 400 V, I _D = 32.5 A, V _{GS} = 10 V	-	41	-	ns
t _r	Turn-On Rise Time	R _g = 2.2 Ω (Note 4)	-	53	-	ns
t _{d(off)}	Turn-Off Delay Time		-	96	-	ns
t _f	Turn-Off Fall Time		-	28	-	ns
SOURCE-DRAII	N DIODE CHARACTERISTICS				•	
I _S	Maximum Continuous Source to Drain Diode Forward Current			-	65	А
I _{SM}	Maximum Pulsed Source to Drain Diode Forward Current		-	-	162.5	А
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 32.5 A	-	-	1.3	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 V, I_{SD} = 32.5 A,$	-	159	-	ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt = 100 A/µs	-	840	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Essentially independent of operating temperature typical characteristics.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS

150 – T_C

125

10¹





TYPICAL CHARACTERISTICS





Figure 18. Transient Thermal Response Curve









Figure 20. Resistive Switching Test Circuit & Waveforms










Figure 22. Peak Diode Recovery dv/dt Test Circuit & Waveforms

PACKAGE DIMENSIONS



NOTES: UNLESS OTHERWISE SPECIFIED.

- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
 D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.



	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	4.58	4.70	4.82		
A1	2.20	2.40	2.60		
A2	1.40	1.50	1.60		
D	20.32	20.57	20.82		
E	15.37	15.62	15.87		
E2	4.96	5.08	5.20		
е	~	5.56	~		
L	19.75	20.00	20.25		
L1	3.69	3.81	3.93		
ØР	3.51	3.58	3.65		
Q	5.34	5.46	5.58		
S	5.34	5.46	5.58		
b	1.17	1.26	1.35		
b2	1.53	1.65	1.77		
b4	2.42	2.54	2.66		
С	0.51	0.61	0.71		
D1	13.08	~	~		
D2	0.51	0.93	1.35		
E1	12.81	~	~		
Ø P 1	6.60	6.80	7.00		

SUPERFET and FRFET are a registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor ."Typical" parameters which may be provided in ON Semiconductor dates sheets and/or application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and dist

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Sales Representative

nd Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

ON Semiconductor Website: www.onsemi.com