

## Middle Power Class-D Speaker Amplifier series

# 17W+17W Full Digital Speaker Amplifier with built-in DSP

## BM28723MUV

### **General Description**

BM28723MUV is a 17W+17W Class D stereo Speaker Amplifier with built-in DSP designed for TVs specifically for space-saving and low-power consumption.

BM28723MUV features BCD (Bipolar, CMOS, DMOS) process technology to achieve high efficiency. In addition, BM28723MUV is packaged in a compact back surface heatsink type power package to attain low power consumption, low heat generation without external heatsink. The package Max output power is only 17W+17W (When  $R_L=8\Omega$ ) as compared to 20W+20W (When  $R_L=8\Omega$ ) Max output power of package with external heat-sink.

The product satisfies all needs for drastic downsizing, low-profile structures and powerful high quality playback of sound systems.

#### **Key Specifications**

Supply voltage range	10V to 24V
(VCCP1,VCCP2)	
Speaker output power	17W+17W (Typ)
(VCCP1, VCCP2=18V,	
R∟=8Ω)	

#### ■ THD+N **Applications**

- TVs (LCD, OLED)
- Home Audio
- Desktop PC
- Amusement equipment
- Electronic Music equipment, etc.

## **Typical Application Circuit**





Figure 1. Typical application circuit

#### Features

- Built-in DSP (Digital Sound Processor) for Audio Signal Processing for TVs 12-Band/ch BQ, 3-Band DRC, Pre-Scaler, Channel Mixer, Fine Master Volume, Hard Clipper, Level Meter. etc.
- Single Input System for Digital Audio Interface (No Master Clock Required)
  - I2S / LJ / RJ Format
  - LRCLK: 32 / 44.1 / 48kHz
  - BCLK: 32 / 48 / 64fs
  - SDATA: 16 / 20 / 24 bit
- Single Output System for Digital Audio Interface - I<sup>2</sup>S Format
  - SDATA: 16 / 20 / 24 bit
- No Snubber Circuit Required (V<sub>CCP1</sub>, V<sub>CCP2</sub>≤22V) because of Slew Rate Control
- Output Feedback Circuit which prevents decrease of sound quality caused by change of power supply voltage, achieves low noise and low distortion, So no large electrolytic-capacitors for Vcc bypass is required.
- Wide Range of Power Supply Input Voltage
- The monaural output reduces the number of external parts needed.
- High Efficiency and Low Heat Dissipation allowing Miniaturization, Slim Design, and also Power Saving of the System
- Eliminates pop-noise generated during the power supply ON/OFF. High quality muting performance is achieved using the soft-muting technology.
- Built-in with Various Protection Functions for Highly **Reliability Design** 
  - High Temperature Protection
  - Under Voltage Protection
  - Output Short Protection
  - DC Voltage Protection for speaker
  - Clock Stop Protection
- Small Package, It reduces surface mount area



OProduct structure:Silicon monolithic integrated circuit OThis product has not designed protection against radioactive rays

0.08 [%] (Typ)

Package

## Pin configuration and Block diagram




Figure 2. Pin configurations and Block diagram (Top View)

## **Pin Description**

No.	Name	I/O	No.	Name	I/O	No.	Name	I/O	No.	Name	I/O
1	ADDR	I	9	TEST2	I	17	VCCP2	-	25	OUT1P	0
2	BCLK	I	10	DVDD	-	18	GNDP2	-	26	BSP1P	Ι
3	LRCLK	I	11	TEST3	I	19	BSP2P	Ι	27	REG_G	0
4	SDATA	I	12	SDATAO	0	20	OUT2P	0	28	NC	-
5	TEST1	I	13	ERRORX	0	21	OUT1N	0	29	RSTX	-
6	PLL	I/O	14	NC	-	22	BSP1N	Ι	30	MUTEX	-
7	REG15	0	15	BSP2N	Ι	23	GNDP1	-	31	SCL	I
8	DGND	-	16	OUT2N	0	24	VCCP1	-	32	SDA	I/O

I = input; O = output; - = others

## I/O equivalence circuits

Pin No.	Pin name	Pin voltage	Pin explanation	I/O equivalence circuit
1	ADDR	0V	2 wire Bus control Slave address select pin	10-+
			Select LSB data of slave address for 2 wire Bus control. Input High level to set LSB=1. Input Low level to set LSB=0. Select pull-down resistor after DVDD is applied.	
2	BCLK	3.3V	Digital audio signal input pin	10 + +
			Input bit clock of digital audio signal. Select pull-up resistor after DVDD is applied.	
				8
3 4	LRCLK SDATA	3.3V	Digital audio signal input pin Input LR clock of digital audio signal to LRCLK terminal. Input data of digital audio signal to SDATA terminal. Select pull-up resistor after DVDD is applied.	
5 9	TEST1 TEST2	-	Test pin	(10)
11	TEST3	-	Connect to DGND.	
6	PLL	1V	PLL filter pin	
			Connect filter circuit for PLL.	
				® • • •

The numerical value of I/O equivalence circuit is typical value, not guaranteed.

## I/O equivalence circuit(s) - continued

Pin No.	Pin name	Pin voltage	Pin explanation	I/O equivalence circuit
7	REG15	1.5V	Internal power supply pin for digital circuit Connect capacitor. (Note) The REG15 terminal of BM28723MUV should not be used as an external supply and cannot support voltage load from external source. Therefore, do not connect anything except capacitor for stabilization.	
8	DGND	0V	GND pin for Digital I/O	-
10	DVDD	3.3V	Power supply pin for Digital I/O. Connect capacitor.	-
12	SDATAO	3.3V	Digital audio signal output pin Output data of digital audio signal. Select pull-up resistor after DVDD is applied.	
13	ERRORX	3.3V	Error flag pin Connect pull-up resistor. High: Normal operation Low: Error (Note) An error flag is indicated when Output Short Protection, DC Voltage Protection for speaker, and High Temperature Protection are activated. The flag shows the IC condition during operation. Don't use for the protection except this product.	
14 28	NC	-	No-Connection Pin Don't connect anything	-
15	BSP2N	-	Boot strap pin, CH2 negative	(17)
16	OUT2N	V <sub>CCP2</sub> to 0V	Connect a capacitor from pin to OUT2N. PWM output pin, CH2 negative Connect pin to output LPF. (Note) If this pin is shorted to GND, the IC may break. (Note) When Reset ON or Mute ON, all output transistors are OFF and output terminals are pulled down by 10kΩ (Typ).	27 15, 19 16, 20
17	VCCP2	VCCP2	Power supply pin for CH2	
18	GNDP2	0V	Power GND pin for CH2	┥€ ≱⊢
19	BSP2P	-	Boot strap pin, CH2 positive Connect a capacitor from pin to OUT2P.	
20	OUT2P	V <sub>CCP2</sub> to 0V	PWM output pin, CH2 positive Connect pin to output LPF. (Note) If this pin is shorted to GND, the IC may break. (Note) When Reset ON or Mute ON, all output transistors are OFF and output terminals are pulled down by 10kΩ (Typ). voical value, not guaranteed.	

The numerical value of I/O equivalence circuit is typical value, not guaranteed.

## I/O equivalence circuit(s) - continued

Pin No.	Pin name	Pin voltage	Pin explanation	I/O equivalence circuit
21	OUT1N	V <sub>CCP1</sub> to 0V	PWM output pin, CH1 negative Connect pin to output LPF. (Note) If this pin is shorted to GND, the IC may break. (Note) When Reset ON or Mute ON, all output transistors are OFF and output terminals are pulled down by 10kΩ (Typ).	
22	BSP1N	-	Boot strap pin, CH1 negative	(22, 26)
00		0)(	Connect a capacitor from pin to OUT1N.	
23 24	GNDP1 VCCP1	0V Vccp1	Power GND pin for ch1 Power supply pin for ch1	
25	OUT1P	VCCP1 to 0V	PWM output pin, CH1 positive Connect to output LPF.	
26	BSP1P		(Note) If this pin is shorted to GND, the IC may break. (Note) When Reset ON or Mute ON, all output transistors are OFF and output terminals are pulled down by $10k\Omega$ (Typ).	
20	DOFIF	-	Boot-strap pin of ch1 positive	
			Connect a capacitor from pin to OUT1P.	
27	REG_G	5.7V	Internal power supply pin for gate driver Connect capacitor	
			(Note) The REG_G terminal of BM28723MUV should not be used as an external supply and cannot support voltage load from external source. Therefore, do not connect anything except capacitor for stabilization.	27 350kΩ 23
29	RSTX	0V	Reset pin for Digital circuit High: Reset OFF Low: Reset ON	
			Select pull-down resistor after DVDD is applied.	(2930)
30	MUTEX	0V	Speaker output mute control pin High: Mute OFF Low: Mute ON	
			Select pull-down resistor after DVDD is applied.	
31	SCL	-	2 wire Bus control transmit clock input pin	31
			Input the transmit clock to this pin for 2 wire Bus control. This pin is not corresponding to threshold tolerance of 5V. Refer to:	*
			Absolute Maximum Ratings, Input voltage 1	8
32	SDA	-	2 wire Bus control data input/output pin Input the transmit data to this pin for 2 wire Bus control. This pin is not corresponding to threshold tolerance of 5V.	
			Refer to: Absolute Maximum Ratings, Input voltage 1	8

The numerical value of I/O equivalence circuit is typical value, not guaranteed.

## Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Limit	Unit	Conditions	;
Querra ha Malta era	VCCMAX 30		V	Pin 17, 24	(Note 1) (Note 2)
Supply Voltage	VDVDDMAX	4.5	V	Pin 10	(Note 1)
Input Voltage 1	V <sub>IN1</sub>	-0.3 to V <sub>DVDD</sub> +0.3 <sup>(Note 3)</sup>	V	Pin 1 - 5, 9, 11, 29 - 32	(Note 1)
Terminal Voltage 1	VPIN1	-0.3 to +7.0	V	Pin 27	(Note 1)
Terminal Voltage 2	VPIN2	-0.3 to +V <sub>CCMAX</sub>	V	Pin 16, 20, 21, 25	(Note 1)(Note 4-1)
		-0.3 to V <sub>OUT1P</sub> +7		Pin 26	(Note 1)(Note 4-2)
	N/	-0.3 to Voutin+7	V	Pin 22	(Note 1)(Note 4-2)
Terminal Voltage 3	V <sub>PIN3</sub>	-0.3 to VOUT2P+7		Pin 19	(Note 1)(Note 4-2)
		-0.3 to Vout2N+7		Pin 15	(Note 1)(Note 4-2)
Terminal Voltage 4	V <sub>PIN4</sub>	-0.3 to +2.1	V	Pin 7	(Note 1)
Open-drain Terminal Voltage	Verr	-0.3 to +7.0	V	Pin13	(Note 1)
Operating Temperature Range	Topr	-25 to +85	°C		
Storage Temperature Range	Tstg	-55 to +150	°C		
Junction Temperature Range	Tj	-40 to +150	°C		

(Note 1) The voltage that can be applied reference to GND (Pin 8, 18, 23).

(Note 2) Do not exceed Tj=150°C.

(Note 3) Refer to Recommended Operating Ratings for V<sub>DVDD</sub>.

(Note 4-1) This IC should be used within AC peak limits at all conditions. Overshoot should be ≤30V with reference to GND. Undershoot should be ≤10ns and ≤30V with reference to VCCP1 and VCCP2. (Refer to figure 3-1.)

(Note 4-2) This IC should be used in lower than this rating by all means.

Undershoot should be ≤10ns and ≤( Vout1P or Vout1N or Vout2P or Vout2N)+7V. (Refer to figure 3-2.)

**Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.




Figure 3-1

Figure 3-2

## Thermal Resistance(Note 5)

Devementer	Ci irrah al	Thermal Re	1.1	
Parameter	Symbol	1s <sup>(Note 7)</sup>	2s2p <sup>(Note 8)</sup>	Unit
VQFN032V5050	l l			
Junction to Ambient	ΑLΘ	138.9	39.1	°C/W
Junction to Top Characterization Parameter <sup>(Note 6)</sup>	$\Psi_{JT}$	11	5	°C/W
(Note 5)Based on JESD51-2A(Still-Air)				

(Note 6) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 7)Using a PCB board based on JESD51-3.

(Note 7) Using a FCB board based on 3E3D31-3.						
Layer Number of Measurement Board	Material	Board Size				
Single	FR-4	114.3mm x 76.2mm x 1.57mmt				
Тор						
Copper Pattern	Thickness					
Footprints and Traces	70µm					

(Note 8)Using a PCB board based on JESD51-5, 7.

Layer Number of	Material	Board Size		Thermal Via <sup>(Note 9)</sup>		
Measurement Board	Material	Duaru Size	Board Size		Diameter	
4 Layers	FR-4	114.3mm x 76.2mm x	x 1.6mmt	1.20mm	Ф0.30mm	
Тор		2 Internal Laye	ers	Bottom		
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness	
Footprints and Traces	70µm	74.2mm x 74.2mm	35µm	74.2mm x 74.2m	m 70µm	

(Note 9) This thermal via connects with the copper pattern of all layers..

## Recommended Operating Ratings (Ta= -25°C to +85°C)

Item	Symbol	Limit	Unit	Conditions	3
	VCCP1	10 to 24	V	Pin 24	(Note 1) (Note 2)
Supply voltage	VCCP2	10 to 24	V	Pin 17	(Note 1) (Note 2)
	Vdvdd	3.0 to 3.6	V	Pin 10	(Note 1)
		6.4	Ω	21V <v<sub>CCP1,V<sub>CCP2</sub>≤24V</v<sub>	(Note 2)
Minimum load impedance	RL	4.8	Ω	14V <v<sub>CCP1,V<sub>CCP2</sub>≤21V</v<sub>	(Note 2)
		3.6	Ω	V <sub>CCP1</sub> ,V <sub>CCP2</sub> ≤14V	(Note 2)

(Note 1) The voltage that can be applied reference to GND (Pin 8, 18, 23).

(Note 2) Do not exceed Tj=150°C.

## **Electrical Characteristics**


(Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=8Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB, LC Filter: L=10μH, C<sub>g</sub>=0.47μF, Without Snubber circuit)

Demonster	Querra have a		Limit		1.134	Din and Conditions	
Parameter	Symbol	Min	Тур	Max	Unit	Pin and Conditions	
Total circuit							
Circuit current 1 (Normal mode)	Icc1	-	45	90	mA	Pin 17, 24, -infinity dBFS input, No load	
(normal mode)	IDD1	-	9	19	mA	Pin 10, -infinity dBFS input, No load	
Circuit current 2	Icc2	-	110	400	μA	Pin 17, 24, -infinity dBFS input, No load, V <sub>RSTX</sub> =0V, V <sub>MUTEX</sub> =0V	
(Reset mode)	I <sub>DD2</sub>	-	2.5	7.0	mA	Pin 10, -infinity dBFS input, No load V <sub>RSTX</sub> =0V, V <sub>MUTEX</sub> =0V	
Open-drain terminal Low level voltage	$V_{\text{ERR}}$	-	-	0.8	V	Pin 13, I <sub>OUT</sub> =0.5mA	
High level input voltage	VIH	2.5	-	3.3	V	Pin 1 - 5, 9, 11, 29 -32	
Low level input voltage	VIL	0	-	0.8	V	Pin 1 - 5, 9, 11, 29 -32	
Input pull-up resistance	Rup	22	33	-	kΩ	Pin 2 - 4, V <sub>IN</sub> = 0V	
Input pull-down resistance	Rdn	31	47	-	kΩ	Pin 1, 29, 30, V <sub>IN</sub> = 3.3V	
Input current (SCL, SDA terminal)	lı∟	-1	0	-	μA	Pin 31, 32, V <sub>IN</sub> = 0V	
Input current (SCL, SDA terminal)	Ін	-	0	1	μA	Pin 31, 32, V <sub>IN</sub> = 3.3V	
Speaker amplifier output							
Maximum output power 1 <sup>(Note 10)</sup>	P <sub>01</sub>	-	10	-	W	V <sub>CCP1</sub> ,V <sub>CCP2</sub> =13V,THD+N=10%	
Maximum output power 2 <sup>(Note 10)</sup>	P <sub>O2</sub>	-	15	-	W	V <sub>CCP1</sub> ,V <sub>CCP2</sub> =16V,THD+N=10%	
Total harmonic distortion <sup>(Note 10)</sup>	THD	-	0.08	-	%	V <sub>CCP1</sub> ,V <sub>CCP2</sub> =12V, P <sub>0</sub> =1W, BW=AES17(20-22kHz) With snubber circuit	
Crosstalk <sup>(Note 10)</sup>	СТ	60	90	-	dB	Po=1W, 1kHz BPF	
PSRR <sup>(Note 10)</sup>	PSRR	-	60	-	dB	V <sub>ripple</sub> =1V <sub>rms</sub> , f=1kHz	
Output noise voltage <sup>(Note 10)</sup>	V <sub>NO</sub>	-	150	-	μVrms	-Infinity dBFS input, BW=A-Weight	
	fpwm1	-	256	-	kHz	fs=32 kHz	
PWM (Pulse Width Modulation)	fpwm2	-	352.8	-	kHz	fs=44.1 kHz	
frequency	fpwm3	-	384	-	kHz	fs=48 kHz	

(Note 10) These items show the typical performance of device and depend on board layout, parts, and power supply. The standard value is in mounting device and parts on surface of ROHM's board directly.

## **Typical Performance Curves**

Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>, V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=8 $\Omega$ , DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×1.0mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/70µm/75µm For Application Evaluation Board

Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=8Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB

Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>




Figure 8. Waveform at soft start






Figure 9. Waveform at soft mute




#### Figure 10.



separately.
 \* Use this IC in 20W or less output power even with heat dissipation measures.


2.5  $R_L=8\Omega$ VCCP1, VCCP2=18V 2.0 VCCP1,VCCP2**=12**V /ccp1,Vccp2=24V 1.5 l<sub>cc</sub> [A] 1.0 0.5 0.0 5 0 10 15 20 Output Power [W/CH] Figure 11.



(Note 11) 100mm×100mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/35µm For Application Evaluation Board


Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>

2.5




Output Power - Power supply voltage (RL=6Ω) \*Dotted line means exceeding maximum junction temperature. In that case heat dissipation measures such as the heat sink are necessary separately.

\* Use this IC in 20W or less output power even with heat dissipation measures.



#### Figure 14.




\*Dotted line means exceeding maximum junction temperature.


In that case heat dissipation measures such as the heat sink are necessary


separately. \* Use this IC in 15W or less output power even with heat dissipation measures.

(Note 11) 100mm×1.0mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/75µm For Application Evaluation Board




Current consumption - Output Power ( $R_L=6\Omega$ )






Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=8Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB

Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



www.rohm.com © 2016 ROHM Co., Ltd. All rights reserved. TSZ22111 • 15 • 001


Unless otherwise specified Ta=25°C,  $V_{CCP1}$ ,  $V_{CCP2}$ =18V,  $V_{DVDD}$ =3.3V,  $V_{RSTX}$ =3.3V,  $V_{MUTEX}$ =3.3V, f=1kHz, fs=48kHz, RL=8 $\Omega$ , DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×100mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/70µm/75µm For Application Evaluation Board


Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=6Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB

Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×100mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/35µm For Application Evaluation Board


Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=6Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×100mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/70µm/75µm For Application Evaluation Board


Unless otherwise specified Ta=25°C, V<sub>CCP1</sub>,V<sub>CCP2</sub>=18V, V<sub>DVDD</sub>=3.3V, V<sub>RSTX</sub>=3.3V, V<sub>MUTEX</sub>=3.3V, f=1kHz, fs=48kHz, R<sub>L</sub>=4Ω, DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB

Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×1.0mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/75µm For Application Evaluation Board

Unless otherwise specified Ta=25°C,  $V_{CCP1}$ ,  $V_{CCP2}$ =18V,  $V_{DVDD}$ =3.3V,  $V_{RSTX}$ =3.3V,  $V_{MUTEX}$ =3.3V, f=1kHz, fs=48kHz, RL=4 $\Omega$ , DSP: Through, Driver Gain(G<sub>DRV</sub>)=26dB Measured by ROHM designed 4 layers board<sup>(Note 11)</sup>



(Note 11) 100mm×100mm×1.6mm FR4 4-layer glass epoxy board Cu Thickness 35µm/70µm/70µm/70µm/75µm For Application Evaluation Board

#### **DSP Block Functional Overview**

No.	Function	Specification
1	Pre-Scaler	<ul> <li>Lch / Rch become same set point.</li> </ul>
		•+48dB to -79dB (0.5dB step),-∞dB
2	Channel Mixer	<ul> <li>It is able to set mixing of Left and Right channel which are inputted digital signal</li> </ul>
		to Audio DSP
		•Selectable in L,(L+R)/2, L-R, R, MUTE
3	12 Band BQ	•12 Band Bi-quad(BQ) type filter .
		<ul> <li>Only 5 coefficients are required.(b0,b1,b2,a1,a2)</li> </ul>
		<ul> <li>Lch/Rch dependent or independent.</li> </ul>
		<ul> <li>The Filter types which can be attained are</li> </ul>
		Peaking/Low-shelf/High-shelf/Low-pass/High-pass/All-pass/Notch.
		•There is soft transition function.
4	Fine Master Volume	<ul> <li>Lch / Rch become same set point or independent set.</li> </ul>
		•+24dB to -103dB (0.125dB step),-∞dB
		<ul> <li>There are soft transition and soft mute functions.</li> </ul>
5	3 Band DRC	•There are 3 band DRC.
		<ul> <li>It is possible to set the slope of compression level.</li> </ul>
6	Post-scaler	•Lch / Rch become same set point.
		•+48dB to -79dB (0.5dB step),-∞dB
7	Fine Post-scaler	<ul> <li>Lch / Rch become independent set point.</li> </ul>
		•+0.7dB to -0.8dB (0.1dB step)
8	DC cut HPF	•1 <sup>st</sup> order HPF
		•Cut off frequency fc : 1Hz
9	Hard Clipper	<ul> <li>Lch / Rch become same set point.</li> </ul>
		•Clip level : 0dB to -22.5dB (-0.1dB step)




Figure 31. DSP Block diagram

## RSTX Pin<sup>(Note 12)</sup> (Note 13), MUTEX Pin function

 	,					
RSTX (29pin)	MUTEX (30pin)	DSP block	Speaker output (OUT1P, OUT1N, OUT2P, OUT2N)			
Low	Low	Reset ON	High-Z_low <sup>(Note 14)</sup> (Low power consumption)			
High	Low	Normal operation (Mute ON)	High-Z_low <sup>(Note 14)</sup> (Mute ON) <sup>(Note 15)</sup>			
High	High	Normal operation (Mute OFF)	Normal operation (Mute OFF)			
Low	High		Don't use.			

(Note 12) When RSTX is set to low, internal registers are initialized. (Note 13) If V<sub>DVDD</sub> is under 3V, RSTX is set to low once for 10ms(Min), and set to high again. Then DSP is needed to set parameter again. (Note 14) This means that all output transistors are OFF and output terminals are pulled down by  $10k\Omega$  (Typ).

(Note 15) Speaker output becomes High-Z\_low after elapse of PWM stop time after setting MUTEX low. Refer to PWM Sampling Frequency in next page for PWM stop time.

#### **PWM Sampling Frequency**

PWM sampling frequency of speaker output, Soft mute time, Soft start time and PWM stop time depend on sampling frequency (fs) of the digital audio signal. These transition times are changed by sending the data to select address 0x15[1:0].

Sampling frequency (fs)	PWM sampling frequency	0x15[1:0] value	Soft mute time	Soft start time	PWM stop time
		0x0	10.7ms	10.7ms	86ms
48kHz	384kHz	0x1	21.4ms	10.7ms	106ms
40KHZ	304KUZ	0x2	42.7ms	10.7ms	125ms
		0x3	85.4ms	10.7ms	162ms
	352.8kHz	0x0	11.7ms	11.7ms	93ms
44.1kHz		0x1	23.3ms	11.7ms	113ms
44. IKHZ	332.0KHZ	0x2	46.5ms	11.7ms	135ms
		0x3	92.9ms	11.7ms	177ms
		0x0	16.1ms	16.1ms	116ms
32 kHz		0x1	32.1ms	16.1ms	148ms
JZ K∏Z	256kHz	0x2	64.1ms	16.1ms	178ms
		0x3	128.1ms	16.1ms	241ms

Default = 0x3 \*Blue square means initial value.

#### Setting Driver Gain (GDRV)

It can change the driver gain of the output FET driver part. Set it depending on speaker used because the maximum output level changes by speaker load impedance value.

When set the driver gain, change after setting MUTEX terminal to low (>PWM stop time). Pop noise may be occur if the driver gain is set while MUTEX=high.

Default = 0x03 \*Blue square means initial value.

Select Address	Value	Driver Gain G <sub>DRV</sub> (BTL)
0xF3[7:0]	0x03	26dB(Typ)
0xF3[7:0]	0x0B	32dB(Typ)

Regarding 0xF3 address,

Prohibit to set except data "0x03" and "0x0B" to address 0xF3.

The setting value is fixed by transmitting 0xF8=0x01. If the setting value of address 0xF3 is changed, certainly set 0xF8=0x01 again. In addition, Wait time more than 10ms is necessary after 0xF8=0x01 setting.

#### Setting of When Monaural output

When monaural output setting is applied as shown in Application Circuit Example3, set 0xF2 register during start-up (Refer to P.62 "7. The wake-up Procedure of power-up").

Setting 0xF2 = 0x0A, DC voltage protection function at the speaker of OUT2 side can be disabled, therefore it is possible to use Application Circuit Example3.


Default = 0x02 *Blue square means initial value.								
Select Address	Value	PWM Output Signal						
0xF2[7:0]	0x02	Stereo						
0xF2[7:0]	0x0A	Monaural						

Regarding 0xF2 address,

Prohibit to set except data "0x02" and "0x0A" to address 0xF2.


The setting value is fixed by transmitting 0xF8=0x01. If the setting value of address 0xF2 is changed, certainly set 0xF8=0x01 again. In addition, Wait time more than 10ms is necessary after 0xF8=0x01 setting.

## Level Diagram



## 2 Wire Bus Control Signal Specification

1) Electrical Characteristics and Timing of Bus Line and I/O Stage



SDA and SCL bus line characteristics<sup>(Note 17)</sup> (Unless otherwise specified Ta=25°C, V<sub>DVDD</sub>=3.3V)

	Parameter	Symbol	High Spe	ed Mode	Unit
	Falamelei	Symbol	Min	Max	Unit
1	SCL clock frequency	fscl	0	400	kHz
2	Bus free time between a STOP and START condition	tBUF	1.3	-	μs
3	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	thd;sta	0.6	-	μs
4	Low period of the SCL clock	tLOW	1.3	-	μs
5	High period of the SCL clock	tнigн	0.6	-	μs
6	Set-up time for a repeated START condition	tsu;sta	0.6	-	μs
7	Data hold time	t <sub>HD;DAT</sub>	0 (Note 16)	-	μs
8	Data set-up time	tsu;dat	250	-	ns
9	Rise time of both SDA and SCL signals	t <sub>R</sub>	20+0.1Cb	300	ns
10	Fall time of both SDA and SCL signals	t⊢	20+0.1Cb	300	ns
11	Set-up time for STOP condition	t <sub>su;sto</sub>	0.6	-	μs
12	Capacitive load for each bus line	Cb	-	400	pF

The above-mentioned numerical values are all the values corresponding to V<sub>IHmin</sub> and the V<sub>ILmax</sub> level. (Note 16) To exceed an undefined area on the fall-edge of SCL (Refer to V<sub>IH</sub>min of the SCL signal), the transmitting set like SoC should internally offer the holding time of 300ns or more for the SDA signal.

(Note 17) SCL and SDA pin is not corresponding to threshold tolerance of 5V.

Use it within Input voltage 1 of the absolute maximum rating.

#### 2) Command Interface

2 wire Bus Control is used for command interface between host CPU. It not only writes but also it is possible to read it excluding a part of register. In addition to "Slave Address", set and write 1 byte of "Select Address" to read out the data. 2 wire bus Slave mode format is illustrated below.

	MSB LSE	6	MSB LSB		MSB	LSB	5					
S	Slave Address	А	Select Address	Α	Data		А	Р				
	Figure 33											
A :	e Address : Data of 8 a Acknowledg "I T ct Address : U	Bbit ir ddres e-bit ow" v here se 11 ent a	Condition In total is sent with a bit as (7bit) set by ADDR to will be added byte per vill be sent and receive was no acknowledger byte of select address. and received data-byte	ermir byte d wh ient f (MSI	hal. (MSB first) in the data that a ien the data is co for "high". B first)	acknov	wledg	ge is sent and received.				

S	- SDA			MSE	3	6	<u>\</u>	5	· <b></b>	·	<b></b>	LS	SB			1				
S	SCL	<b>→ ←</b>													-	•	_			
	S	Start Conditi	on												Stop o	r cond	ition			
2) Slove A	SD/	A↓ SCL="H					Fig	jure 34									"High	า"		
3) Slave A	luures	5																		
•While A MSB	ADDR	Pin is "low"					T							LSB	5					
	6	A5		<b>\</b> 4	A3			2	A1		A0		R/		-					
	1	0		0	0			0	0		0		1/	0						
•While A MSB	ADDR	Pin is "high	"											LSB	\$					
	۰6	A5	A	\4	A3		A	2	A1		A0		R/		]					
	1	0		0	0			0	0		1		1/	0						
4) Writing •Basic f		а					Fig	jure 35												
S	Slave	Address	Α	Selec	t Addre	ess	А	Dat	а	А	Р									
						_														
						:	Mast	er to Sla	ave,		Sla	ve to	Mas	ter						
•Auto-in	ocreme	nt format																		
S	Slave	Address	А	Selec	t Addre	SS	А	Data	1	А	Data	a 2	А		Dat	ta 3.	N		А	Ρ
						_														
						:	Mast	er to Sla	ave,		Sla	ve to	Mas	ter						
							Fig	jure 36												
	all, the	ata e address e following																		
receptie	/11.																			
S	Slave	Address	А	Re	q_Addı	r	А	Select	Addr	ess	A P									
(ex.)	0x	80		(	DxD0				0x2	0										
S	Slave	Address	А	Dat	a 1	А	D	ata 2	А			Α		Data	N	Ā	Р	1		
(ex.)	0x				)x**		_	0x**		L				0x			1.	1		
		ter to Slave	e,	: SIa	ave to l	Mast	er,A:\	With Acl	knowl	edge	,Ā:With	out A	cknc	wled	lge					
							Fig	jure 37												

#### Format of Digital Audio Interface

- LRCLK: It is L/R Clock Input Signal It is available of 32kHz/44.1kHz/48kHz with those clocks (fs) that are same to the sampling frequency (fs). The data of the left channel and the right channel for one sample is input to this section.
- BCLK: It is Bit Clock Input Signal
   It is used for the latch of data in every one bit by sampling frequency's 32 times frequency (32fs) or 48 times frequency (48fs) or 64 times sampling frequency (64fs). However if the 32fs is selected, the data length is held static of 16bit.
- SDATA: It is Data Input Signal It is amplitude data. Word length is different according to the resolution of the input digital audio signal. It is available of 16/ 20/ 24 bit.

The digital input format is available of  $I^2S$ , Left-justified and Right-justified formats. The figure below shows the timing chart of each transmission mode.


 SDATAO: Audio Data Output After DSP Processing This output syncs with inputted LRCLK and BCLK. Output format is available of I<sup>2</sup>S format only.

#### BCLK Clock 64fs

## I<sup>2</sup>S 64fs Format

LRCLK	Left Channel				Right Channel	 
BCLK∐	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 MSB LSB			33 34 35 36 37 38 39 40 41 4 MSB	2 43 44 45 46 47 48 49 50 51 52 LSB	
SDATA	S 14131211109876543210			S 1413121110 9 8 7		
	16bit Mode			16bit M	lode	
	20bit Mode	1		20	bit Mode	
	24bit Mode		1		24bit Mode	1

## Left-Justified 64fs Format



## **Right-Justified 64fs Format**




Figure 38

BCLK Clock 48fs

	I <sup>2</sup> S 48fs Format LRCLK L Left Channel BCLK 1 2 3 4 5 6 7 8 9 1011 1213 14 15 16 17 18 19 2021 22 23 24 2 MSB SDATA ISI14131211109181716151413121100 16bit Mode 20bit Mode 24bit Mode	Right Channel
	MSB LSB LSB N	Right Channel           5 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48           1SB           141312111098766543210           16bit Mode           20bit Mode           24bit Mode
		Right Channel         5 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48         MSB         USB         S1 441312111009876543210         16bit Mode         20bit Mode         24bit Mode
BCLK Clock 32fs	I <sup>2</sup> S 32fs Format LRCLK L <u>Left Channel</u> 1 2 3 4 5 6 7 8 9 1011 12 13 14 15 16 1 BCLK MANAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	Right Channel
	Left-Justified 32fs Format	Right Channel           7 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32           1000000000000000000000000000000000000




Figure 40

## Format Setting for Digital Audio Interface

Set BCLK clock  $f_s$ , word length and data format by transmitting command according to the inputted digital audio signal. SDATAO output word length is able to be set independently of input word length. It is available of I<sup>2</sup>S format only.

#### BCLK Clock

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x03[ 5:4 ]	0x0	64fs
	0x1	48fs
	0x2	32fs
	0x3	Don't use

#### Data Format

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x03[ 3:2 ]	0x0	I <sup>2</sup> S format
	0x1	Left-justified format
	0x2	Right-justified format
	0x3	Don't use

#### Word Length

Default = 0x2 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x03[ 1:0 ]	0x0	16 bit
	0x1	20 bit
	0x2	24 bit
	0x3	Don't use

#### SDATAO Output Word Length

Default = 0x2 \*Blue square means initial value.

Select Address	Value	Explanation of Operation	
0x78[ 1:0 ]	0x0	16 bit	
	0x1	20 bit	
	0x2	24 bit	
	0x3	Don't use	

## Audio Interface Format and Timing

Electrical characteristics and timing of BCLK, LRCLK and SDATA





Figure 41. Clock timing



 $\begin{array}{l} \mbox{LRCLK DUTY} = f_{LRCLK} \times (T_{HLRCLK} \mbox{ or } T_{LLRCLK}) \\ \mbox{BCLK DUTY} = f_{BCLK} \times (T_{HBCLK} \mbox{ or } T_{LBCLK}) \end{array}$ 

Figure 42. Audio Interface timing

No.	Parameter	Symbol	Limit		Unit
INO.	Falameter		Min	Max	Unit
1	LRCLK Frequency	flrclk	32 -10%	48 +10%	kHz
2	BCLK Frequency	f <sub>BCLK</sub>	2.048	3.072 +10%	MHz
3	Setup Time, LRCLK <sup>(Note 18)</sup>	t <sub>SU;LR</sub>	20	-	ns
4	Hold Time, LRCLK <sup>(Note 18)</sup>	thd;LR	20	-	ns
5	Setup Time, SDATA	tsu;sD	20	-	ns
6	Hold Time, SDATA	t <sub>HD;SD</sub>	20	-	ns
7	LRCLK, DUTY ratio	<b>d</b> LRCLK	40	60	%
8	BCLK, DUTY ratio	<b>d</b> BCLK	40	60	%
9	LRCLK,BCLK, Rise time, Fall time	Tr,Tf	-	12	ns

(Note 18) This regulation is to keep rising edge of LRCLK and rising edge of BCLK from overlapping.

## Power Supply Start-up Sequence




Figure 43. Power supply start-up sequence

(Note) Refer to P.62 "7. The wake-up Procedure of power-up".

(Note) Make sure to input "low" to RSTX terminal from external at the time power up DVDD.

## Power Supply Shut-down Sequence




Figure 44. Power supply shut-down sequence

(Note) When power supply shut-down sequence is executed, before doing RSTX high -> low, set MUTEX high -> low and hold Wait time > PWM stop time.

## **Protection Function**

About ERRORX pin (Pin 13)

If IC detects Output short protection or DC voltage protection or high temperature protection, IC informs abnormality with ERRORX pin as low level in the protection function operation. This is a function indicating the abnormal condition of this product.

ERRORX terminal does not become low in the case of detecting Under voltage protection or Clock stop protection.

Protection function		Detecting & Releasing condition	Speaker PWM output	ERRORX Output <sup>(Note 19)</sup>	
Output short protection	Detecting condition	Detecting current = 10A (Typ) / 5A (Min, Tj=85°C) / 3.9A (Min, Tj=150°C)	High-Z_low (Latch) <sup>(Note 20)</sup>	Low (Latch)	
DC voltage protection	Detecting condition	PWM output Duty ratio=0% or 100% for 42ms(Typ, fs=48kHz)and over	High-Z_low (Latch) <sup>(Note 20)</sup>	Low (Latch)	
High c temperature R	Detecting condition	Chip temperature to be more than 150°C (Min)	High-Z_low	Low	
	Releasing condition	Chip temperature to be less than 120°C (Min)	Normal operation		
Under voltage protection Releasing condition		Power supply voltage to be below 7.0V (Typ) / 6.0V (Min) / 8.0V (Max)	High-Z_low	High	
	0	Power supply voltage to be above 7.5V (Typ) / 6.5V (Min) / 8.5V (Max)	Normal operation		
Clock stop protection	Detecting condition	BCLK signal has stopped more than constant period of time. LRCLK signal has stopped more than constant period of time. BCLK frequency becomes lower than constant frequency speed. BCLK frequency becomes higher than constant frequency speed. Clock stop protection is detected if any of the condition described above happens. Refer to P.58-61.	High-Z_low	High	
	Releasing condition	LRCLK has not stopped more than constant period of time. And BCLK frequency keeps between the constant frequency speed more than maximum 60ms.Refer to P.58-61.	Normal operation		

(Note 19) The ERRORX pin is Nch open-drain output. The ERRORX output pin should be pulled-up by external resistor.

(Note 20) Once IC is latched, the circuit will not be released automatically even after the abnormal condition has been removed. The following procedure is available for recovery. To let IC return from latch state, set MUTEX pin to low once for more than PWM stop time and then return it back to high.

(1) Output Short Protection (Short to the Power Supply)

This IC has the output short protection circuit that mutes the PWM output when the PWM output is short-circuited to the power supply unintentionally.

Detecting condition - It will detect when MUTEX pin is set high and the current that flows in the PWM output pin becomes over 10A(Typ) more than 0.3µs(Typ). The PWM output immediately transition to the state of High-Z\_low if detected, and IC does the latch.

Releasing method - Set MUTEX pin to low once for more than PWM stop time(Refer to P.19) and then return it back to high.




Figure 45. Output short protection (Short to the power supply) sequence

(2) Output Short Protection (Short to GND)

This IC has the output short protection circuit that mutes the PWM output when the PWM output is short-circuited to GND unintentionally.

- Detecting condition It will detect when MUTEX pin is set high and the current that flows in the PWM output terminal becomes over 10A(Typ) more than 0.4µs(Typ). If Output short protection is detected, the PWM output immediately transition to the state of High-Z\_low, and IC latches the stop state.
- Releasing method Set MUTEX pin to low once for more than PWM stop time(Refer to P.19) and then return it back to high.




Figure 46. Output short protection (Short to GND) sequence

#### (3) DC Voltage Protection for Speaker

When the DC voltage is applied to the speaker unintentionally, the embedded DC Voltage Protection circuit mute the PWM output circuit for preventing the speaker from destruction.

Detecting condition - It will detect when MUTEX pin is set to high and PWM output Duty ratio=0% or 100% over 42ms (fs=48kHz).The PWM output immediately transition to the state of High-Z\_low if detected, and IC does the latch.

Releasing method - Set MUTEX pin to low once for more than PWM stop time(Refer to P.19) and then return it back to high.





Figure 47. DC voltage protection in the speaker sequence

#### (4) High Temperature Protection

This IC has the high temperature protection circuit that prevents from thermal runaway under an abnormal state for the temperature of the chip to exceed  $Tj=150^{\circ}C(Min)$ .

Detecting condition - It will detect when MUTEX pin is set to high and the temperature of the chip becomes 150°C (Min) or more. The speaker output immediately transition to the state of High-Z\_low.

Releasing condition - It will release when MUTEX pin is set to high and the temperature of the chip becomes 120°C (Min) or less. If this protection is released, the PWM output terminal return to output PWM signal state (Auto recovery).




#### Figure 48. High temperature protection sequence

(5) Under Voltage Protection

This IC has under voltage protection circuit that makes PWM output mutes when extreme drop of the power supply voltage is detected.

Detecting condition - It will detect when MUTEX pin is set to high and the power supply voltage becomes lower than 7.0V(Typ). The speaker output immediately transition to the state of High-Z\_low when detected.

Releasing condition - It will be released when MUTEX pin is set to high and the power supply voltage becomes more than 7.5V(Typ). If this protection is released, the PWM output terminal return to output PWM signal state (Auto recovery).



#### Figure 49. Under voltage protection sequence

#### (6) Clock Stop Protection

This IC has the clock stop protection circuit that makes PWM output mutes when the BCLK and LRCLK frequency of the digital audio signal are stopped or become high frequency or become low frequency more than given period. Detecting condition - If BCLK frequency is stop or high or low, LRCLK frequency is stop.

The speaker output immediately transition to the state of High-Z\_low when detected.

Releasing condition - If BCLK and LRCLK are normal input over 60ms (Max) and more. After 60ms (Max) from releasing, the PWM output terminal return to output PWM signal state after soft start (Auto recovery).






Figure 50. Clock stop protection sequence

#### 1. Digital Sound Processing(DSP)

The digital sound processing (DSP) part of BM28723MUV is composed of special hardware which is optimal for TV and Mini/Micro Component System. BM28723MUV does the following processing using this special DSP. Pre-Scaler, Channel mixer, 12 Band BQ, Fine Master Volume, 3 Band DRC, Fine Post-scaler, DC Cut HPF, Hard Clipper








Figure 51

Digital signal from 16bit to 24bit is inputted to the DSP but extends 8bit (+48dB) as the overflow margin to the MSB side. When the processing is over this range, it will be clip processing inside DSP. Note that in case of commonly used second IIR-type (BQ) filter is the digital filter, output of the internal multiplier and adder will consume a lot of overflow margin.





Figure 52

The management of audio data and coefficient data is as follows by each block.





#### 1-1. Bypass

There are commands to bypass selected DSP functions. This bypass can be set even the setting values are remained for each function; therefore, it is easy to check ON/OFF of the sound effect.

There are three bypass options, which are 12Band BQ, 3Band DRC or the whole DSP except Hard Clipper.




Figure 54

Default = 0x0					
Select Address	bit	Explanation of operation			
0x02 [2:0]	2	Bypass of 12 Band BQ (SW1)	0:Normal 1:Bypass		
	1	Bypass of 3 Band DRC (SW2)	0:Normal 1:Bypass		
	0	Bypass of DSP (SW3) (Except Hard Clipper)	0:Normal 1:Bypass		

# 1-2. Pre-Scaler

To overflow when the level sometimes is full scale entry in case of the digital signal which is inputted to the sound DSP and does surround and equalizer processing, it adjusts an entry gain with Pre-Scaler. The adjustable-range can be set from +48 dB to -79 dB with the 0.5dB step. (Lch/Rch dependent control) Pre-Scaler does not have the soft transition function.

Default = 0x60 \*Blue square means initial value.

Select Address	Explanation	on of operation
0x16 [ 7:0 ]	Value	Gain
	0x00	+48dB
	0x01	+47.5dB
	:	:
	0x60	0dB
	0x61	-0.5dB
	0x62	-1dB
	:	:
	0xFE	-79dB
	0xFF	-∞

# 1-3. Channel Setup with a Phase Inversion Function Channel Mixer 1

This function mixes the sound on the left channel and the right channel of the digital signal which was inputted to the DSP. Here, it changes stereo signal to monaural. In addition, the phase-inversion, the mute on each channel can be set.




Figure 55

# DSP Input: The data inputted into Lch of DSP is inverted.

Default =	0x0	*Blue	square	means	initial val	ue.

Select Address	Value	Explanation of operation
0x17[7]	0x0	Normal
	0x1	Invert

# DSP Input: The data inputted into Lch of DSP is mixed.

# Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x17 [ 6:4 ]	0x0	Mute
	0x1	Lch data input
	0x2	Rch data input
	0x3	(Lch + Rch) / 2 data input
	0x4	Lch-Rch data input

# DSP input: The data inputted into Rch of DSP is inverted.

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x17 [3]	0x0	Normal
	0x1	Invert

# DSP Input: The data inputted into Rch of DSP is mixed.

Default = 0x2 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x17 [ 2:0 ]	0x0	Mute
	0x1	Lch data input
	0x2	Rch data input
	0x3	(Lch + Rch) / 2 data input
	0x4	Lch-Rch data input

# 1-4. Bi-quad type filter

This IC has the following blocks that have a feature of the Bi-quad type filter:

12 Band BQ, Crossover filter of 3Band DRC block and BQ of the soft transition.

The shapes that can be used are peaking filter, low shelf filter, high shelf filter, low pass filter, high pass filter, all path filter and notch filter.

Setting the coefficient of the digital filter(b0, b1, b2, a1, a2) in the IC by transmitting to the coefficient RAM via command. 12 Band BQ have the soft transition function. Note that the detailed order of the parameter setting refers to the following BQ setting method.

Select of BQ independent or dependent setting

Default = 0x0 *Blue square means initial value.				
Select Address	Value	Explanation of operation		
0x60 [ 4 ]	0x0	L/R dependent setting		
	0x1	L/R independent setting		

0x60[4] setting note.

Reset all the Bi-quad type filters when you change the setting of 0x60[4].

The Bi-quad type filters for which the re-setting is necessary are 18 BQs of BQ1-12, DRC1, DRC2 and DRC3(Each DRC has 2 band).

Select the destination of BQ soft transition

Select Address		Explanation of	of operation	
0x51 [ 4:0 ]				
	Value	Destination	Value	Destination
	0x00	12BAND(1)	0x0A	12BAND(11)
	0x01	12BAND(2)	0x0B	12BAND(12)
	0x02	12BAND(3)		
	0x03	12BAND(4)		
	0x04	12BAND(5)		
	0x05	12BAND(6)		
	0x06	12BAND(7)		
	0x07	12BAND(8)		
	0x08	12BAND(9)		
	0×09	12BAND(10)		

# Select of soft transition

Default = 0x0 \*Blue square means initial value.

Í	Select Address	Value	Explanation of operation
	0x53 [ 6 ]	0x0	Use soft transition
		0x1	Not use soft transition

# Select the destination channel of soft transition Default = 0x0 \*Blue square means initial value

Default = $0x0$ "Blue square mea	Default = 0x0 "Blue square means initial value.					
Select Address	Value	Explanation of operation				
0x53 [5:4]	0x0	Lch and Rch				
	0x1	Lch				
	0x2	Rch				
	0x3	Don't use				

#### Setting of soft transition time

Default = 0x3 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x53 [ 3:2 ]	0x0	2.7ms
	0x1	5.3ms
	0x2	10.7ms
	0x3	21.3ms

Setting of transition filter wait time Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x53 [ 1:0 ]	0x0	2.7ms
	0x1	5.3ms
	0x2	10.7ms
	0x3	21.3ms

#### Setting of soft transition start

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x58 [ 0 ]	0x0 Stop the soft transition operation	
	0x1	Start the soft transition operation (After the transition is completed, it becomes 0x0 by the automatic operation)

This register is write only.

# Read-out soft transition status

Read only

Select Address	Explanation of operation
0x59 [ 0 ]	0x1 is read at the time of executing soft transition 0x0 is read at the time of except executing soft transition

# 1-5. Volume setting

Volume is from +24dB to -103dB, and can be selected by the step of 0.125dB. And it is also possible to be set to  $-\infty$ dB. L/R independent or L/R dependent can be selected by 0x10[7]. At the time of switching of Volume, soft transition is executed. Soft transition duration is optional with the command.

It becomes the following formula at the transition from AdB to BdB. C is soft transition duration selected by 0x15[7:6] command.

Transition time = 
$$\left| \left( 10^{\left(\frac{A}{20}\right)} - 10^{\left(\frac{B}{20}\right)} \right) \times \mathbf{C} \right|$$
 [ms]

Setting of soft transition time

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x15 [ 7:6 ]	0x0	21.3ms
	0x1	42.7ms
	0x2	85.3ms
	0x3	Don't use

#### Lch/dependent volume setting

Default = 0xFF \*Blue square means initial value.

Select Address	Explanatior	n of operati
0x11 [ 7:0 ]	Value	Gain
	0x00	+24dB
	0x01	+23.5dB
	:	:
	0x30	0dB
	0x31	-0.5dB
	0x32	-1dB
	:	:
	0xFE	-103dB
	0xFF	-∞

Fine volume setting function becomes effective by sending the following command. When using this command, it is possible to set a volume in 0.125dB step.

When L/R dependent volume setting, 0x11[7:0] is enable.

When L/R independent volume setting, 0x11[7:0] is the volume setting of Lch.

#### Lch/dependent fine volume setting

It is possible to use with the 0.5dB step in changing only 0x11[7:0] when 0x10[1:0]=0x0.

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x10 [ 1:0 ]	0x0	0dB
	0x1	-0.125dB
	0x2	-0.25dB
	0x3	-0.375dB

The Lch/Rch independent volume setting and the dependent volume setting can be selected by 0x10[7] command. When Lch/Rch independent volume set, the volume setting of Lch is the setting of 0x10[1:0] and 0x11, and the volume setting of Rch is the settings of 0x10[5:4] and 0x12.

# Setting of Lch/Rch independent volume

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x10[ 7 ]	0x0	Lch/Rch dependent volume setting
	0x1	Lch/Rch independent volume setting

Setting of volume (Setting of Rch volume, It is enable only to set an independent volume.) Default = 0xFF \*Blue square means initial value.

Select Address	Explanation of operation	
0x12 [ 7:0 ]	Value	Gain
		+24dB
		-23.5dB
	:	:
	0x30	0dB
	0x31 ·	-0.5dB
	0x32	-1dB
		:
	OxFE -	-103dB
	0xFF	-∞

Fine volume setting function becomes effective by sending the following command. When using this command, it is possible to set a volume in 0.125dB step.

Setting of fine volume (Setting of Rch fine volume, It is enable only to set an independent volume.)

It is possible to use with the 0.5dB step in changing only 0x12[7:0] when 0x10[5:4]=0.

Default = 0x0 *Blue square means initial value.				
Select Address	Value	Explanation of operation		
0x10 [ 5:4 ]	0x0	0dB		
	0x1	-0.125dB		
	0x2	-0.25dB		
	0x3	-0.375dB		

It is possible to use with the 0.125dB step in setting both 0x10[1:0] and 0x11[7:0].

In case of 0x10[1:0]=0x0, it becomes the set value of 0x11[7:0].

In case of 0x10[1:0]=0x1, it becomes the -0.125dB set value of 0x11[7:0].

In case of 0x10[1:0]=0x2, it becomes the -0.25dB set value of 0x11[7:0].

In case of 0x10[1:0]=0x3, it becomes the -0.375dB set value of 0x11[7:0].

Since the transfer of 0x11 fixes it in any case, the soft transition can be beforehand begun in the set value for the direct following of the purpose in setting 0x11 after setting in 0x10.

0x10[5:4] is the same function as 0x10[1:0], 0x12 is the same function as 0x11 when Lch/Rch independently set for Rch.





# 1-6. 3 Band DRC

This DRC is used in order to prevent speaker protection and the clip output of a large audio signal. There are three kinds of DRC (DRC1, DRC2, and DRC3), and no clip can be output to each three BAND. DRC1, DRC2 and DRC3 can set up two threshold levels. Moreover, it is possible to also change slope.





Figure 57

DRC transition figure



In here A\_TIME is the time for detecting time before gain starts to decrease. And A\_RATE decides the slope of gain compression.

On the other hand R\_TIME is the time for detecting before starting to release gain operation. And R\_RATE decides slope of release gain.

#### Figure 58

DRC1, DRC2, DRC3 can be set 2 types of threshold(AGC\_TH1 and AGC\_TH2) as shown below. If output is in between AGC\_TH1 and AGC\_TH2, a slant for output gain can be made. If input become bigger and output over AGC\_TH2, output gain don't have slant and become constant level. Slope setting ( $\alpha$ ) is calculated by AGC\_TH1, AGC\_TH2 and the value of input gain to DRC block for reaching AGC\_TH2 (xdB).

The operation between AGC\_TH1 and AGC\_TH2 is named as DRC1<sub>slope</sub> and DRC2<sub>slope</sub> and DRC3<sub>slope</sub>.


And the operation over AGC\_TH2 is named as DRC1<sub>comp</sub> and DRC2<sub>comp</sub> and DRC3<sub>comp</sub>.

Each operation can be set ON/OFF, A\_TIME, A\_RATE, R\_TIME, R\_RATE respectively.

For example, DRC1 do not have slope curve when setting DRC1<sub>slope</sub> OFF and DRC1<sub>comp</sub> ON.

DRC4 can be set only AGC\_TH2 therefore DRC4 do not have slope function.

DRC input-and-output gain characteristics



The formula which asks for Slope 0 is described below. 0 changes into 8bit Hex data of the complement of 2 the value calculated by calculation.


$$\alpha = \frac{10^{\frac{y}{20}} - 10^{\frac{x}{20}}}{10^{\frac{7H}{20}} - 10^{\frac{x}{20}}} \times 128$$

TH is AGC\_TH1. x is input level. y is output level.

Ex) It asks for a at the time of AGC\_TH1 = -12dB, x = 0dB y = -6dB  $\alpha = \frac{10^{\frac{-6}{20}} - 10^{\frac{0}{20}}}{10^{\frac{-12}{20}} - 10^{\frac{0}{20}}} \times 128$ a = 85.266  $\rightarrow$  0x55

0x55 calculated is set to command 0x29, 0x31 or 0x39.

Volume Curve



# DRC1<sub>slope</sub> ON/OFF setting

OFF is through output.

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x20 [ 7]	0x0	OFF
	0x1	ON

# DRC1<sub>comp</sub> ON/OFF setting

OFF is through output.

Default = 0x1 *Blue square m	neans initial value.
------------------------------	----------------------

Select Address	Value	Explanation of operation
0x20 [ 6 ]	0x0	OFF
	0x1	ON

# DRC2<sub>slope</sub> ON/OFF setting

OFF is through output.

Select Address	Value	Explanation of operation
0x20 [ 5 ]	0x0	OFF
	0x1	ON

# DRC2<sub>comp</sub> ON/OFF setting

OFF is through output.

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x20 [ 4 ]	0x0	OFF
	0x1	ON

# DRC3<sub>slope</sub> ON/OFF setting

OFF is through output.

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x20 [ 3 ]	0x0	OFF
	0x1	ON

# DRC3comp ON/OFF setting

OFF is through output.

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x20 [ 2 ]	0x0	OFF
	0x1	ON

# DRC4 ON/OFF setting

OFF is through output.

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x3F [ 4 ]	0x0	OFF
	0x1	ON

The volume curve at the time of an attack (A\_RATE) is selected.

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x21[7]	0x0	Linear curve
	0x1	Exponential curve

The volume curve at the time of a release (R\_RATE) is selected.

Default = 0x1 \*Blue square means initial value.


Select Address	Value	Explanation of operation
0x21[6]	0x0	Linear curve
	0x1	Exponential curve

Initial setting of DRC cross over filter is 1 Band.

To set the crossover filter (HPF, LPF and APF) which divides the frequency band of 3 Band DRC, therefore, it is referred to the 1-4. Bi-quad type filter .

Slope ( $\alpha$ ) setting of DRC1<sub>slope</sub>, DRC2<sub>slope</sub>, and DRC3<sub>slope</sub> Each DRC can be set individually.

Default = 0x80 \*Blue square means initial value.



AGC\_TH1 setting of DRC1\_{slope}, DRC2\_{slope}, and DRC3\_{slope}

Please set this value is smaller than the value of AGC\_TH2. Each DRC can be set individually.

Default = 0x40 \*Blue square means initial value.

Select Address	Explanation of operation					
DRC1 <sub>slope</sub> 0x28 [ 6:0 ]	Value Threshold					
DRC2 <sub>slope</sub> 0x30 [ 6:0 ]	0x00	-32dB				
DRC3 <sub>slope</sub> 0x38 [ 6:0 ]	:	÷				
	0x3F	-0.5dB				
	- 0x40	0dB				
	- 0x41	+0.5dB				
	E Contraction de la contractio	:				
	0x58	+12dB				

AGC\_TH2 setting of DRC1<sub>comp</sub>, DRC2<sub>comp</sub>, DRC3<sub>comp</sub>, and DRC4 Each DRC can be set individually.

Default = 0x40 \*Blue square means initial value.

Select Address	Explanation of operation					
DRC1 <sub>comp</sub> 0x2C [ 6:0 ]	Value	Threshold				
DRC2 <sub>comp</sub> 0x34 [ 6:0 ]	0x00	-32dB				
DRC3 <sub>comp</sub> 0x3C [ 6:0 ]	1	:				
DRC4 0x40 [ 6:0 ]	0x3F	-0.5dB				
	- 0x40	0dB				
	- 0x41	+0.5dB				
		:				
	0x58	+12dB				

A\_RATE setting of DRC1<sub>slope</sub>, DRC2<sub>slope</sub>, DRC3<sub>slope</sub>, DRC1<sub>comp</sub>, DRC2<sub>comp</sub>, DRC3<sub>comp</sub>, DRC4 (Transition time setting for attack function) Each DRC can be set individually.

Default = 0x3 \*Blue square means initial value.

Select Address		Explanation of	of operation	
DRC1 <sub>slope</sub> 0x2A [ 6:4 ]			[	
DRC2 <sub>slope</sub> 0x32 [ 6:4 ]	Value	A_RATE	Value	A_RATE
	0x0	1ms	0x4	5ms
DRC3 <sub>slope</sub> 0x3A [ 6:4 ]	0x1	2ms	0x5	10ms
DRC1 <sub>comp</sub> 0x2E [ 6:4 ]	0x2	3ms	0x6	20ms
DRC2 <sub>comp</sub> 0x36 [ 6:4 ]	0x3	4ms	0x7	40ms
DRC3 <sub>comp</sub> 0x3D [ 6:4 ]				
DRC4 0x41 [ 6:4 ]				

R\_RATE setting of DRC1<sub>slope</sub>, DRC2<sub>slope</sub>, DRC3<sub>slope</sub>, DRC1<sub>comp</sub>, DRC2<sub>comp</sub>, DRC3<sub>comp</sub>, DRC4 (Transition time setting for release function) Each DRC can be set individually.

Default = 0xB \*Blue square means initial value.

Select Address		Explanation of	operation	
DRC1 <sub>slope</sub> 0x2A [ 3:0 ]	Value	R_RATE	Value	R_RATE
DRC2 <sub>slope</sub> 0x32 [ 3:0 ]	0x0	0.125s	0x8	2s
DRC3 <sub>slope</sub> 0x3A [ 3:0 ]	0x1	0.1825s	0x9	2.5s
DRC1 <sub>comp</sub> 0x2E [ 3:0 ]	0x2	0.25s	0xA	3s
DRC2 <sub>comp</sub> 0x36 [ 3:0 ]	0x3	0.5s	0xB	4s
DRC3 <sub>comp</sub> 0x3D [ 3:0 ]	0x4	0.75s	0xC	5s
DRC4 0x41 [ 3:0 ]	0x5	1s	0xD	6s
	0x6	1.25s	0xE	7s
	0x7	1.5s	0xF	8s

A\_TIME setting of DRC1<sub>slope</sub>, DRC2<sub>slope</sub>, DRC3<sub>slope</sub>, DRC1<sub>comp</sub>, DRC2<sub>comp</sub>, DRC3<sub>comp</sub>, DRC4

(Detection time setting for attack function) Each DRC can be set individually.

Default = 0x1 *Blue square means initial value.	
---	--

Select Address	E	xplanation of c	operation		
DRC1 <sub>slope</sub> 0x2B [ 7:4 ]	Value	A_TIME	Value	A_TIME	
DRC2 <sub>slope</sub> 0x33 [ 7:4 ]	0x0	0ms	0x8	6ms	
DRC3 <sub>slope</sub> 0x3B [ 7:4 ]	0x1	0.5ms	0x9	7ms	
DRC1 <sub>comp</sub> 0x2F [ 7:4 ]	0x2	1ms	0xA	8ms	
DRC2 <sub>comp</sub> 0x37 [ 7:4 ]	0x3	1.5ms	0xB	9ms	
DRC3 <sub>comp</sub> 0x3E [7:4]	0x4	2ms	0xC	10ms	
DRC4 0x42 [ 7:4 ]	0x5	3ms	0xD	20ms	
	0x6	4ms	0xE	30ms	
	0x7	5ms	0xF	40ms	
					-

R\_TIME setting of DRC1<sub>slope</sub>, DRC2<sub>slope</sub>, DRC3<sub>slope</sub>, DRC1<sub>comp</sub>, DRC2<sub>comp</sub>, DRC3<sub>comp</sub>, DRC4 (Detection time setting for release function) Each DRC can be set individually.

Select Address		Explanation	of operation	
DRC1 <sub>slope</sub> 0x2B [ 2:0 ] DRC2 <sub>slope</sub> 0x33 [ 2:0 ]	Value	R_TIME	Value	R_TIME
DRC3 <sub>slope</sub> 0x3B [ 2:0 ]	0x0	5ms	0x4	100ms
DRC1 <sub>comp</sub> 0x2F [ 2:0 ]	0x1	10ms	0x5	200ms
DRC2 <sub>comp</sub> 0x37 [ 2:0 ] DRC3 <sub>comp</sub> 0x3E [ 2:0 ]	0x2	25ms	0x6	300ms
DRC4 0x42 [ 2:0 ]	0x3	50ms	0x7	400ms

Default = 0x3 \*Blue square means initial value.

#### 1-7. Post-scaler

Post-scaler is used to adjust the gain of post DSP processing data. The adjustable-range can be set from +48dB to -79dB with the 0.5dB step. (Lch/Rch dependent control) Pre-Scaler does not have a soft transition function.

Default = 0x60 \*Blue square means initial value.

Select Address	Explanation of operation		
0x13 [ 7:0 ]	Value	Gain	
	0x00	+48dB	
	0x01	+47.5dB	
		:	
	0x60	0dB	
	0x61	-0.5dB	
	0x62	-1dB	
		:	
	0xFE	-79dB	
	0xFF	-∞	


1-8. Fine Post-scaler

This function block is located after Post-scaler. An adjustable ranges can be set up from +0.7dB to -0.8dB at 0.1dB step. Fine Post-scaler does not have a soft transition function. (Independent control of Lch/Rch.)

Select Address	Explanation of operation			
Lch 0x14 [ 7:4 ]	Value	Gain	Value	Gain
Rch 0x14 [ 3:0 ]	0x0	-0.8dB	0x8	0dB
	0x1	-0.7dB	0x9	+0.1dB
	0x2	-0.6dB	0xA	+0.2dB
	0x3	-0.5dB	0xB	+0.3dB
	0x4	-0.4dB	0xC	+0.4dB
	0x5	-0.3dB	0xD	+0.5dB
	0x6	-0.2dB	0xE	+0.6dB
	0x7	-0.1dB	0xF	+0.7dB

### 1-9. Hard Clipper

Measure the rated output power (practical maximum output power) of TV or any audio products at the 10% of Total Harmonic Distortion (THD+N). It can be made to clip with any output amplitude by using a clipper function. For example, the rated output of 10W or 5W can be gained using the amplifier of 15W output.





Clipper setting Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x1A[0]	0x0	Not use Clipper function
	0x1	Use Clipper function

# Clip level selection

Default = 0xE1 \*Blue square means initial value.

Select Address	Explanation of operation
0x1B [ 7:0 ]	Value Gain
	0x00 -22.5dB
	0x01 -22.4dB
	OxEO -0.1dB
	0xE1 0dB
	· · · · · · · · · · · · · · · · · · ·

# 1-10. DC Cut 1<sup>st</sup> order HPF

DC offset element of the digital signal from audio DSP is cut by this HPF. The cutoff frequency fc of HPF uses the 1Hz filter, and the degree uses the first-order filter.

#### Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x18 [ 0 ]	0x0	Not use DC Cut HPF
	0x1	Use DC Cut HPF

#### 1-11. RAM Clear

The data RAM of DSP and coefficient RAM are cleared. 40µs or more is required until all the data is cleared. After "RAM Clear" state keeps 40µs or more, change the mode "RAM Clear" to "Normal".

# Clear of the data RAM

Default = 0x1 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x01 [ 7 ]	0x0	Normal
	0x1	Clear operation

#### Clear of coefficient RAM

Default = 0x1 \*Blue square means initial value.

Sel	ect Address	Value	Explanation of operation
(	)x01 [ 6 ]	0x0	Normal
		0x1	Clear operation

1-12. Audio Output Level Meter


It is possible to output the peak level of the PCM data inputted into a PWM processor.

A peak value can be read using the 2 wire command interface as 16 bit data of an absolute value.

The interval holding a peak value can be selected from six steps (50ms step) from 50ms to 300ms.

A peak hold result can be selected from L channel, R channel, and a monaural channel (Lch+Rch)/2.

Audio Output Level Meter block diagram



Setting of the peak level hold time interval of Audio Output Level Meter Default = 0x00 \*Blue square means initial value.

Select Address	Explana	Explanation of operation		
0x74 [ 2:0 ]	Value	Hold time		
	0x0	50ms	1	
	0x1	100ms		
	0x2	150ms		
	0x3	200ms		
	0x4	250ms		
	0x5	300ms		

Specify the read-target signal of Audio Level Meter.

A value will be taken into a read-only register if a setting value is written in.

In order to update this register value, it is necessary to write in a setting value again.

Write only

Select Address	Value	Explanation of operation
0x75 [ 1:0 ]	0x0	The peak level of L channel
	0x1	The peak level of R channel
	0x2	The peak level of monaural channel {(Lch+Rch) /2}

Read-back of Audio Output Level

0x76 (upper 8 bits) and a 0x77 (lower 8 bits) commands are read for the maximum within the period appointed by the command 0x74 using the 2 wire interface.

(Example)

When 0xFFFF is read, mean 1.0 (0dBFs). When 0x8000 is read, mean 0.5 (-6dBFs).

# 2. Setting and reading method of BQ

It explains a detailed sequence of the setting method and the reading method of BQ separately for usage.

#### 2-1 BQ coefficient setting

BQ consists of Bi-quad filter as follows. Each coefficient b0,b1,b2,a1and a2 of BQ can be written directly. It is S2.21 format, and setting range is  $-4 \le x \le +4$ . Moreover, the coefficient address is shown in Table 1.




Figure 63

#### **2-1-1 Writing sequence** (Set in numerical order)

- 1. Address setting (0x61) Refer to Table 1.
- 2. 24bit coefficient upper [23:16] bit setting (0x62[7:0])
- 3. 24bit coefficient middle [15:8] bit setting (0x63[7:0])
- 4. 24bit coefficient lower [7:0] bit setting (0x64[7:0])
- 5. The writing of coefficients is performed.  $(0x65[0] = 0x1)^*$

\* After completion of writing coefficients this register is cleared automatically. It is not necessary to write 0x65[0] = 0x0. Coefficient writing takes about  $100\mu$ s.

100µs should not change an address setup and 24-bit coefficient setup after coefficient write-in execution.

(ex) When 0x3DEDE7 is written, same L/Rch, 12band BQ1 b0

- 1. 0x61 = 0x00 (12band BQ1 b0 is appointed)
- 2. 0x62 = 0x3D (Upper [23:16] is setting)
- 3. 0x63 = 0xED (Middle [15:8] is setting)
- 4. 0x64 = 0xE7 (Lower [7:0] is setting)
- 5. 0x65 = 0x01 (Coefficient transfer)\*

\*After completion of writing coefficients this register is cleared automatically.

6. 100µs or more wait

Write other coefficients.

#### 2-1-2 Read-back sequence (Set in numerical order)

- 1. Address setting (0x61) Refer to Table 1.
- 2. Setting of a read-back register address (0xD0) Refer to P.22 "5) Reading of Data"
- 3. Read-back of the 24bit coefficient upper[23:16]bit (0x66[7:0])
- 4. Read-back of the 24bit coefficient middle[15:8]bit (0x67[7:0])
- 5. Read-back of the 24bit coefficient lower[7:0]bit (0x68[7:0])

# 2-1-3 When the coefficient of BQ is set up directly and a soft transition is performed

- Set BQ coefficient to soft transition addresses. The addresses are 0x50-0x54. Please refer to Table1. Since in the case of 0x60[4] = 0x1(Enable L/R independent setting) and 0x53[5:4] = 0x0 a soft transition is carried out and it is set to LR simultaneously, please write a coefficient in both LR address. In the case of 0x53[5:4] = 0x1, coefficient is set to only Lch address. In the case of 0x53[5:4] = 0x2, coefficient is set to only Rch address.
- 2. Select BQ Band that is performed soft transition by setting 0x51[4:0] address.(Refer to chapter 1-4)
- 3. 0x58[0] = 0x1:Start soft transition (After the completion of soft transition this register is automatically cleared 0x0.)
- 4. Wait soft transition completion, or read command 0x59[0], and wait until it 0x59[0] cleared (0x0).

0x00         12BandBQ1 b0         0x23         12BandBQ8 b0         0x46         DRC2_1 b0           0x01         12BandBQ1 b1         0x24         12BandBQ8 b1         0x47         DRC2_1 b1           0x02         12BandBQ1 a1         0x25         12BandBQ8 b2         0x48         DRC2_1 a1           0x03         12BandBQ1 a2         0x27         12BandBQ8 a2         0x4A         DRC2_1 a2           0x06         12BandBQ2 b0         0x27         12BandBQ8 b1         0x4C         DRC2_2 b1           0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b1           0x07         12BandBQ2 b2         0x2A         12BandBQ9 b2         0x4D         DRC2_2 a12           0x08         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x0A         12BandBQ3 b1         0x2E         12BandBQ1 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 b2         0x2F         12BandBQ1 b1         0x51         Smooth BQ b2           0x0D         12BandBQ3 b2         0x2F         12BandBQ1 b1         0x53         Smooth BQ b2           0x0D         12BandBQ3 b2         0x2F         12BandBQ1 b1         0x53	0x61[6:0]	Select coefficient	0x61[6:0]	Select coefficient	0x61[6:0]	Select coefficient
0x01         12BandBQ1 b1         0x24         12BandBQ8 b1         0x47         DRC2_1 b1           0x02         12BandBQ1 b2         0x25         12BandBQ8 b2         0x48         DRC2_1 b2           0x03         12BandBQ1 a1         0x26         12BandBQ8 a1         0x49         DRC2_1 a1           0x04         12BandBQ2 b0         0x27         12BandBQ8 a2         0x4A         DRC2_1 a2           0x05         12BandBQ2 b1         0x29         12BandBQ9 b0         0x4E         DRC2_2 b1           0x06         12BandBQ2 b2         0x2A         12BandBQ9 b1         0x4C         DRC2_2 b2           0x08         12BandBQ2 b2         0x2A         12BandBQ9 b1         0x4E         DRC2_2 a1           0x09         12BandBQ3 b0         0x2E         12BandBQ1 b0         0x50         Smooth BQ b0           0x00         12BandBQ3 b2         0x2F         12BandBQ10 b1         0x51         Smooth BQ b1           0x00         12BandBQ3 b2         0x2F         12BandBQ10 b1         0x53         Smooth BQ b2           0x01         12BandBQ3 b2         0x2F         12BandBQ10 b1         0x55         DRC3_1 b2           0x01         12BandBQ4 b0         0x331         12BandBQ10 a1         0x55	Value		Value		Value	
0x02         12BandBQ1 b2         0x25         12BandBQ8 b2         0x48         DRC2_1 b2           0x03         12BandBQ1 a1         0x26         12BandBQ8 a1         0x49         DRC2_1 a1           0x04         12BandBQ1 b2         0x27         12BandBQ8 a2         0x4A         DRC2_1 a2           0x05         12BandBQ2 b0         0x28         12BandBQ9 b0         0x4B         DRC2_2 b0           0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b2           0x07         12BandBQ2 b1         0x2A         12BandBQ9 b1         0x4E         DRC2_2 b2           0x08         12BandBQ2 a1         0x2B         12BandBQ9 b1         0x4E         DRC2_2 a1           0x09         12BandBQ3 b0         0x2C         12BandBQ1 b0         0x50         Smooth BQ b1           0x00         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x01         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x53         Smooth BQ b1           0x02         12BandBQ3 b1         0x31         12BandBQ10 b1         0x55         DRC3_1 b0           0x02         12BandBQ4 b1         0x331         12BandBQ11 b1         0x55						
0x03         12BandBQ1 a1         0x26         12BandBQ8 a1         0x49         DRC2_1 a1           0x04         12BandBQ1 a2         0x27         12BandBQ8 a2         0x4A         DRC2_1 a2           0x05         12BandBQ2 b0         0x28         12BandBQ9 b0         0x4B         DRC2_2 b1           0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b1           0x07         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x04         12BandBQ3 b0         0x2D         12BandBQ1 b1         0x51         Smooth BQ b1           0x06         12BandBQ3 b2         0x2F         12BandBQ1 a2         0x52         Smooth BQ b2           0x00         12BandBQ3 a2         0x31         12BandBQ1 a2         0x53         Smooth BQ b2           0x01         12BandBQ3 a2         0x31         12BandBQ1 a2         0x54         Smooth BQ a2           0x02         12BandBQ3 a2         0x31         12BandBQ1 a2         0x54         Smooth BQ a2           0x04         12BandBQ3 a2         0x31         12BandBQ1 a2         0x57						
0x04         12BandBQ1 a2         0x27         12BandBQ8 a2         0x4A         DRC2_1 a2           0x05         12BandBQ2 b0         0x28         12BandBQ9 b0         0x4B         DRC2_2 b0           0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b1           0x07         12BandBQ2 b2         0x2A         12BandBQ9 b2         0x4D         DRC2_2 b2           0x08         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ2 b2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x04         12BandBQ3 b0         0x2D         12BandBQ1 b2         0x50         Smooth BQ b0           0x08         12BandBQ3 b1         0x2E         12BandBQ1 b2         0x52         Smooth BQ b1           0x0C         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b1         0x55         DRC3_1 b2           0x11         12BandBQ4 b2         0x34         12BandBQ11 b1         0x56         DRC3_1 b2           0x12         12BandBQ4 a2         0x36         12BandBQ11 b1         0x57		12BandBQ1 b2	0x25	12BandBQ8 b2		_
0x05         12BandBQ2 b0         0x28         12BandBQ9 b0         0x4B         DRC2_2 b0           0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b1           0x07         12BandBQ2 b2         0x2A         12BandBQ9 b2         0x4D         DRC2_2 b2           0x08         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x04         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ b2           0x0F         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x11         12BandBQ4 b1         0x35         12BandBQ11 b2         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 a2         0x57 <td>0x03</td> <td>12BandBQ1 a1</td> <td>0x26</td> <td>12BandBQ8 a1</td> <td>0x49</td> <td></td>	0x03	12BandBQ1 a1	0x26	12BandBQ8 a1	0x49	
0x06         12BandBQ2 b1         0x29         12BandBQ9 b1         0x4C         DRC2_2 b1           0x07         12BandBQ2 b2         0x2A         12BandBQ9 b2         0x4D         DRC2_2 b2           0x08         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x0A         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ b2           0x0D         12BandBQ3 a2         0x31         12BandBQ10 a1         0x55         DRC3_1 b0           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 a2         0x57         DRC3_1 a2           0x12         12BandBQ4 a2         0x36         12BandBQ11 a2         0x57         DRC3_1 a2           0x11         12BandBQ4 b2         0x34         12BandBQ11 a2         0x50	0x04	12BandBQ1 a2	0x27	12BandBQ8 a2	0x4A	DRC2_1 a2
0x07         12BandBQ2 b2         0x2A         12BandBQ9 b2         0x4D         DRC2_2 b2           0x08         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x0A         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 b2         0x2F         12BandBQ10 b2         0x52         Smooth BQ b2           0x0D         12BandBQ3 a1         0x30         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 a2         0x55         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b1           0x12         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b1           0x14         12BandBQ5 b0         0x37         12BandBQ11 a1         0x58 </td <td>0x05</td> <td>12BandBQ2 b0</td> <td>0x28</td> <td>12BandBQ9 b0</td> <td>0x4B</td> <td>DRC2_2 b0</td>	0x05	12BandBQ2 b0	0x28	12BandBQ9 b0	0x4B	DRC2_2 b0
0x08         12BandBQ2 a1         0x2B         12BandBQ9 a1         0x4E         DRC2_2 a1           0x09         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x0A         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ b2           0x0D         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ10 a2         0x55         DRC3_1 b1           0x10         12BandBQ4 b1         0x33         12BandBQ11 b2         0x57         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A<	0x06	12BandBQ2 b1	0x29	12BandBQ9 b1	0x4C	DRC2_2 b1
0x09         12BandBQ2 a2         0x2C         12BandBQ9 a2         0x4F         DRC2_2 a2           0x0A         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 b2         0x2F         12BandBQ10 b2         0x52         Smooth BQ b2           0x0D         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ b2           0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a1           0x0E         12BandBQ4 b0         0x32         12BandBQ11 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b1         0x33         12BandBQ11 b1         0x55         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b1         0x56         DRC3_1 b2           0x12         12BandBQ4 b2         0x34         12BandBQ11 a2         0x57         DRC3_1 b2           0x14         12BandBQ4 b2         0x36         12BandBQ11 a2         0x59         DRC3_2 b1           0x14         12BandBQ5 b1         0x38         12BandBQ12 b1 <t< td=""><td>0x07</td><td>12BandBQ2 b2</td><td>0x2A</td><td>12BandBQ9 b2</td><td>0x4D</td><td>DRC2_2 b2</td></t<>	0x07	12BandBQ2 b2	0x2A	12BandBQ9 b2	0x4D	DRC2_2 b2
0x0A         12BandBQ3 b0         0x2D         12BandBQ10 b0         0x50         Smooth BQ b0           0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 b2         0x2F         12BandBQ10 b2         0x52         Smooth BQ b1           0x0D         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ a1           0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 a2         0x55         DRC3_1 b1           0x10         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b1           0x12         12BandBQ4 a2         0x36         12BandBQ11 a2         0x58         DRC3_1 a1           0x14         12BandBQ5 b0         0x37         12BandBQ11 a2         0x5A         DRC3_2 b1           0x16         12BandBQ5 b1         0x38         12BandBQ12 b0         0x5A         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2	0x08	12BandBQ2 a1	0x2B	12BandBQ9 a1	0x4E	DRC2_2 a1
0x0B         12BandBQ3 b1         0x2E         12BandBQ10 b1         0x51         Smooth BQ b1           0x0C         12BandBQ3 b2         0x2F         12BandBQ10 b2         0x52         Smooth BQ b2           0x0D         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ a1           0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b0         0x55         DRC3_1 b0           0x10         12BandBQ4 b1         0x33         12BandBQ11 b2         0x57         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 a1         0x58         DRC3_1 b2           0x12         12BandBQ4 a2         0x36         12BandBQ11 a2         0x57         DRC3_1 b2           0x14         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b1           0x15         12BandBQ5 b2         0x39         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 a2         0x38         12BandBQ12 a1         0x5	0x09	12BandBQ2 a2	0x2C	12BandBQ9 a2	0x4F	DRC2_2 a2
0x0C         12BandBQ3 b2         0x2F         12BandBQ10 b2         0x52         Smooth BQ b2           0x0D         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ a1           0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b0         0x55         DRC3_1 b0           0x10         12BandBQ4 b1         0x33         12BandBQ11 b2         0x57         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a2         0x59         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_2 b0           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b1           0x16         12BandBQ5 b1         0x38         12BandBQ12 b2         0x5C         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 a1           0x17         12BandBQ5 b2         0x38         12BandBQ12 a2         0x5E </td <td>0x0A</td> <td>12BandBQ3 b0</td> <td>0x2D</td> <td>12BandBQ10 b0</td> <td>0x50</td> <td>Smooth BQ b0</td>	0x0A	12BandBQ3 b0	0x2D	12BandBQ10 b0	0x50	Smooth BQ b0
0x0D         12BandBQ3 a1         0x30         12BandBQ10 a1         0x53         Smooth BQ a1           0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b0         0x55         DRC3_1 b0           0x10         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 a1           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a2         0x5E         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E	0x0B	12BandBQ3 b1	0x2E	12BandBQ10 b1	0x51	Smooth BQ b1
0x0E         12BandBQ3 a2         0x31         12BandBQ10 a2         0x54         Smooth BQ a2           0x0F         12BandBQ4 b0         0x32         12BandBQ11 b0         0x55         DRC3_1 b0           0x10         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x14         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b1         0x38         12BandBQ12 a1         0x5C         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 a1         0x5D         DRC3_2 a1           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a2         0x5E         DRC3_2 a1           0x18         12BandBQ6 b0         0x3C         DRC1_1 b0 <t< td=""><td>0x0C</td><td>12BandBQ3 b2</td><td>0x2F</td><td>12BandBQ10 b2</td><td>0x52</td><td>Smooth BQ b2</td></t<>	0x0C	12BandBQ3 b2	0x2F	12BandBQ10 b2	0x52	Smooth BQ b2
0x0F         12BandBQ4 b0         0x32         12BandBQ11 b0         0x55         DRC3_1 b0           0x10         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ4 b2         0x37         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 a1         0x5D         DRC3_2 a1           0x17         12BandBQ5 a2         0x38         12BandBQ12 a2         0x5E         DRC3_2 a1           0x18         12BandBQ6 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1          <	0x0D	12BandBQ3 a1	0x30	12BandBQ10 a1	0x53	Smooth BQ a1
0x10         12BandBQ4 b1         0x33         12BandBQ11 b1         0x56         DRC3_1 b1           0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b1           0x16         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x17         12BandBQ5 a2         0x3B         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2         0x5E         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2         0x1E           0x1A         12BandBQ6 b2         0x3E         DRC1_1 b2	0x0E	12BandBQ3 a2	0x31	12BandBQ10 a2	0x54	Smooth BQ a2
0x11         12BandBQ4 b2         0x34         12BandBQ11 b2         0x57         DRC3_1 b2           0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b1           0x16         12BandBQ5 a1         0x3A         12BandBQ12 b2         0x5C         DRC3_2 a1           0x17         12BandBQ5 a2         0x39         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x18         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2         DX1E           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2         DX1E           0x1A         12BandBQ6 a2         0x40         DRC1_1 a2         DX1E         DX1E<	0x0F	12BandBQ4 b0	0x32	12BandBQ11 b0	0x55	DRC3_1 b0
0x12         12BandBQ4 a1         0x35         12BandBQ11 a1         0x58         DRC3_1 a1           0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b2           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a1         0x5D         DRC3_2 a2           0x18         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2         Dx1B           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b2         0x3E         DRC1_1 b1         DX1C           0x1D         12BandBQ6 a1         0x3F         DRC1_1 a1         DX1D           0x1D         12BandBQ6 a2         0x40         DRC1_2 b0         DX1E         DX1D           0x1E         12BandBQ7 b1	0x10	12BandBQ4 b1	0x33	12BandBQ11 b1	0x56	DRC3_1 b1
0x13         12BandBQ4 a2         0x36         12BandBQ11 a2         0x59         DRC3_1 a2           0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b2           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a1           0x18         12BandBQ5 b2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x18         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b2         0x3E         DRC1_1 b2         DRC3_2 a2           0x1C         12BandBQ6 b1         0x3F         DRC1_1 b1         DRC1_2 b1           0x1D         12BandBQ6 a2         0x40         DRC1_2 b0         DRC1_2 b1           0x1E         12BandBQ7 b1         0x42         DRC	0x11	12BandBQ4 b2	0x34	12BandBQ11 b2	0x57	DRC3_1 b2
0x14         12BandBQ5 b0         0x37         12BandBQ12 b0         0x5A         DRC3_2 b0           0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b2           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x19         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 b2         0x3E         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 a1         0x3F         DRC1_1 b2         DRC3_2 a2           0x1D         12BandBQ6 a2         0x40         DRC1_1 a2         DRC1_1 a2           0x1E         12BandBQ7 b0         0x41         DRC1_2 b0         DRC1_2 b1         DRC3_2 b1           0x20         12BandBQ7 b2         0x43         DRC1_2 b2         D	0x12	12BandBQ4 a1	0x35	12BandBQ11 a1	0x58	DRC3_1 a1
0x15         12BandBQ5 b1         0x38         12BandBQ12 b1         0x5B         DRC3_2 b1           0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b2           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x19         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b2         0x3E         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 b2         0x3E         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 b2         0x3E         DRC1_1 b2         DRC3_2 a2           0x1C         12BandBQ6 a1         0x3F         DRC1_1 b2         DRC3_2 a2           0x1D         12BandBQ6 a2         0x40         DRC1_1 a2         DRC3_2 a2           0x1E         12BandBQ7 b0         0x41         DRC1_2 b0         DRC3_2 b1           0x20         12BandBQ7 b2         0x43         DRC1_2 b2         DRC3_2 b1           0x21 <td>0x13</td> <td>12BandBQ4 a2</td> <td>0x36</td> <td>12BandBQ11 a2</td> <td>0x59</td> <td>DRC3_1 a2</td>	0x13	12BandBQ4 a2	0x36	12BandBQ11 a2	0x59	DRC3_1 a2
0x16         12BandBQ5 b2         0x39         12BandBQ12 b2         0x5C         DRC3_2 b2           0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x19         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b2         0x3E         DRC1_1 b2         DRC3_2 a2           0x1C         12BandBQ6 a2         0x40         DRC1_1 a1         DRC3_2 a2           0x1D         12BandBQ6 a2         0x40         DRC1_2 b0         DRC3_2 b2           0x1E         12BandBQ7 b1         0x42         DRC1_2 b1         DRC3_2 b1           0x20         12BandBQ7 b2         0x43         DRC1_2 b2         DRC3_2 b1           0x21         12BandBQ7 a1	0x14	12BandBQ5 b0	0x37	12BandBQ12 b0	0x5A	DRC3_2 b0
0x17         12BandBQ5 a1         0x3A         12BandBQ12 a1         0x5D         DRC3_2 a1           0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x19         12BandBQ6 b0         0x3C         DRC1_1 b0         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1B         12BandBQ6 b1         0x3D         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 b2         0x3E         DRC1_1 b1         DRC3_2 a2           0x1C         12BandBQ6 a1         0x3F         DRC1_1 b2         DRC3_2 a2           0x1D         12BandBQ6 a2         0x40         DRC1_1 a2         DRC3_2 a3           0x1E         12BandBQ7 b0         0x41         DRC1_2 b0         DRC3_2 b1           0x20         12BandBQ7 b2         0x43         DRC1_2 b2         DRC3_2 b1           0x21         12BandBQ7 a1         0x44         DRC1_2 a1         DRC3_2 b1	0x15	12BandBQ5 b1	0x38	12BandBQ12 b1	0x5B	DRC3_2 b1
0x18         12BandBQ5 a2         0x3B         12BandBQ12 a2         0x5E         DRC3_2 a2           0x19         12BandBQ6 b0         0x3C         DRC1_1 b0             0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1             0x1B         12BandBQ6 b2         0x3E         DRC1_1 b2             0x1C         12BandBQ6 a1         0x3F         DRC1_1 a1             0x1D         12BandBQ6 a2         0x40         DRC1_1 a2             0x1D         12BandBQ6 a2         0x40         DRC1_2 b0             0x1E         12BandBQ7 b0         0x41         DRC1_2 b0             0x1F         12BandBQ7 b1         0x42         DRC1_2 b1             0x20         12BandBQ7 b2         0x43         DRC1_2 b2	0x16	12BandBQ5 b2	0x39	12BandBQ12 b2	0x5C	DRC3_2 b2
0x19       12BandBQ6 b0       0x3C       DRC1_1 b0       Image: constraint of the system	0x17	12BandBQ5 a1	0x3A	12BandBQ12 a1	0x5D	DRC3_2 a1
0x1A         12BandBQ6 b1         0x3D         DRC1_1 b1         Image: line line line line line line line line	0x18	12BandBQ5 a2	0x3B	12BandBQ12 a2	0x5E	DRC3_2 a2
0x1B         12BandBQ6 b2         0x3E         DRC1_1 b2         Image: line line line line line line line line	0x19	12BandBQ6 b0	0x3C	DRC1_1 b0		
0x1B         12BandBQ6 b2         0x3E         DRC1_1 b2         Image: line line line line line line line line	0x1A	12BandBQ6 b1	0x3D	DRC1_1 b1		
0x1C         12BandBQ6 a1         0x3F         DRC1_1 a1         Image: colored col						
0x1D         12BandBQ6 a2         0x40         DRC1_1 a2         Image: Constraint of the state of the						
0x1E         12BandBQ7 b0         0x41         DRC1_2 b0         Image: Constraint of the system           0x1F         12BandBQ7 b1         0x42         DRC1_2 b1         Image: Constraint of the system		12BandBQ6 a2				
0x1F         12BandBQ7 b1         0x42         DRC1_2 b1         Image: Constraint of the state of the						
0x20         12BandBQ7 b2         0x43         DRC1_2 b2         Omega         Omega <thomega< th=""></thomega<>						
0x21 12BandBQ7 a1 0x44 DRC1_2 a1		12BandBQ7 b2	0x43			
			0x45	DRC1_2 a2		

Table1. Specified coefficient

When L/R independent, Lch:0x61[7]=0x0, Rch: 0x61[7]=0x1 When L/R dependent, 0x61[7] is not reflected.

# 3. Mute Function by MUTEX terminal

BM28723MUV can mute output by setting the MUTEX terminal to "low".


Transition time setting at the time of mute is as follows. Soft transition mute time setting The transition time when changing to a mute state is selected. The soft transition time at the time of mute release is 10.7ms fixed.

# Default = 0x3 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x15 [ 1:0 ]	0x0	10.7ms (f <sub>S</sub> =48kHz)
	0x1	21.4ms (fs=48kHz)
	0x2	42.7ms (fs=48kHz)
	0x3	85.4ms (f <sub>S</sub> =48kHz)

# 0x15[1:0] Mute time setting

It is only operated to mute by MUTEX terminal.



Value	T <sub>A</sub>	Τ <sub>B</sub>
0x0	10.7ms	10.7ms
0x1	21.4ms	10.7ms
0x2	42.7ms	10.7ms
0x3	85.4ms	10.7ms

Soft start delay time setting It is the delay time from detecting mute release to begin soft start actually. Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x15 [ 5:4 ]	0x0	0ms
	0x1	100ms
	0x2	200ms
	0x3	300ms

Operation of Soft start delay 0x15[5:4]




Figure 65

# 4. Small Signal Input Detecting Function

There is a function which detects the audio data input of a non-signal or a small signal. This function is used in order to reduce the standby power consumption of an audio set.

If the signal below a setting detection level continues in both L channel and R channel, a small signal detection flag will become "high". A detection result can be read from command 0x72 [0].

The point which acts as a monitor of the small signal becomes input data of audio DSP block.




Figure 66. Block diagram of Small Signal Input Detecting

#### Detection level setting

Default = 0x00 \*Blue square means initial value.

Select Address	Explanation of operation					
0x70 [ 4:0 ]	Value	Level	Value	Level	Value	Level
	0x00	-103dB	0x08	-77dB	0x10	-69dB
	0x01	-93dB	0x09	-76dB	0x11	-68dB
	0x02	-91dB	0x0A	-75dB	0x12	-67dB
	0x03	-87dB	0x0B	-74dB	0x13	-66dB
	0x04	-84dB	0x0C	-73dB	0x14	-65dB
	0x05	-80dB	0x0D	-72dB	0x15	-64dB
	0x06	-79dB	0x0E	-71dB	0x16	-62dB
	0x07	-78dB	0x0F	-70dB	0x17	-60dB

#### Detection time setting

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of operation
0x71 [ 1:0 ]	0x0	42.7ms
	0x1	85.4ms
	0x2	170.7ms
	0x3	341.4ms

\* Sampling frequency is value of  $f_s = 48$ kHz. In the case of  $f_s = 44.1$ kHz, it will be about 1.09 times the setting value.

# Detection flag read-back (Read Only)

Select Address	Value	Explanation of operation
0x72 [ 0 ]	0x0	Not detecting
	0x1	Detecting

# 5. Clock Stop Detection and detection of high speed and low speed or detection of out of sync

#### 5-1. Clock Stop Detection

BM28723MUV generates internal clock using for audio data processing from inputted several clocks.

By stopping these clock sources, the clocks that is used for audio data processing also stop (Or if that clock does not reach the frequency speed needed).

Therefore the detection circuit is needed to avoid that situation.

State of BCLK and LRCLK are detected by using internal clock.

If valid flag is detected, output is muted(Immediate mute).




Figure 67

Each clock stop is detected when inputted clock stop during the time that is set by command. Detection result can be read back by command.

In addition, once stop flag is detected, these flag cannot be cleared until clear command is send even though the clock speed becomes normal.

#### LRCLK stop detection time

Default = 0x2 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
LRCLK 0x07 [ 2:0 ]	0x0	10µs to 20µs
	0x1	20µs to 40µs
	0x2	50µs to 100µs
	0x3	100µs to 200µs
	0x4	200µs to 400µs
	0x5	300µs to 600µs
	0x6	400µs to 800µs
	0x7	500µs to 1000µs

(Note) Detection time has the above-mentioned variation within the limits

#### BCLK stop detection time

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
BCLK 0x08 [ 6:4 ]	0x0	10µs to 20µs
	0x1	20µs to 40µs
	0x2	50µs to 100µs
	0x3	100µs to 200µs
	0x4	200µs to 400µs
	0x5	300µs to 600µs
	0x6	400µs to 800µs
	0x7	500µs to 1000µs

(Note) Detection time has the above-mentioned variation within the limits.

Stop detection flag read back register (Read Only)

Select Address	Value	Explanation of Operation
0x09 [ 5 ]	0x0	Normal
	0x1	Detection of LRCLK stop flag
0x09 [ 4 ]	0x0	Normal
	0x1	Detection of BCLK stop flag

Stop detection flag clear register (Write Only)

Select Address	Explanation of Operation
0x09 [ 1 ]	LRCLK stop detection flag is cleared by writing 0x1.
0x09 [ 0 ]	BCLK stop detection flag is cleared by writing 0x1.

(Note) When using Auto recovery from clock error function(P.62), the above-mentioned flag is cleared automatically.

# LRCLK stop flag valid or invalid selection

[	Default = 0x1 *Blue square means initial value.				
	Select Address	Value	Explanation of Operation		
	0x07 [ 3 ]	0x0	Valid		
		0x1	Invalid		

#### BCLK stop flag valid or invalid selection

Default = 0x0 \*Blue square means initial value.

_ <u>L</u>	peradit – 0x0 Dide square means initial value.			
	Select Address	Value	Explanation of Operation	
	0x08 [ 7 ]	0x0	Valid	
		0x1	Invalid	

#### 5-2. Out of sync Detection

As for out of sync detecting function, it detects as out of sync error when it counts between the rising edges of LRCLK with internal clock (49.152MHz), and it shifts more than the definite value, and whether PLL is normally locked is judged.

Input Sampling Frequency	32kHz, 44.1kHz, 48kHz
Count value (Start of counting from 0)	1023

As for the detection result, reading from the register is possible. As a result of the judgment as out of sync once, it is not cleared until a clear command is transmitted even if the state of the clock returns normally. Moreover, out of sync count setting is also possible, and if the error is detected more than the number of times set by the command, the flag (0x06[1]) becomes "0x1".

Out of sync flag reading register (Read Only)

Select Address	Value	Explanation of operation
0x06 [ 1 ]	0x0	Normal
	0x1	Synchronous blank detect

Out of sync flag clear register (Write Only)

Select Address	Explanation of operation
0x06 [ 0 ]	When "0x1" is written, the out of sync flag is cleared.

(Note) When using Auto recovery from clock error function(P.62), the above-mentioned flag is cleared automatically.

Out of sync count setting

Default = 0x2

Select Address	Explanation of operation			
0x06 [ 6:4 ]	Set more than 0x1 (Set 0x1 to 0x7).			
	When the actual detection count of out of sync exceeds the setting,			
	Select Address "0x07[1]" becomes "0x1".			

5-3. BCLK High or Low Speed Detection function

BCLK high or low speed detection function counts the period of BCLK rising edge by using internal clock (12MHz to 25MHz), and if the count value go beyond a constant value, it judge that abnormal speed of clock is occurred such as BCLK speed become high or low.

When using a BCLK speed detection, speed failure detection can be more correctly performed by making a command set reflect about an input sampling rate.

When you validate sampling rate setting, be sure to set up the sampling rate inputted with 0x0C [1:0] command. A high speed and the low speed detection flag can set up validity and the invalidity respectively. If valid flag is detected, output is muted(immediate mute).

Valid or invalid frequency value setting up by 0x0C[1:0] command.

Ļ	Default = 0x0 *Blue square means initial value.					
	Select Address	Value	Explanation of Operation			
	0x0A [ 3 ]	0x0	Valid			
		0x1	Invalid			

#### Setting of input sampling rate

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x0C [ 1:0 ]	0x0	48kHz
	0x1	44.1kHz
	0x2	32kHz

#### The setting of constraints of a high speed or a low speed detection condition

[	Default = 0x0 *Blue square means initial value.				
	Select Address	Value	Explanation of Operation		
	0x0A [ 2 ]	0x0	±10%		

#### It can check detection result by reading back.

The result judged that is once unusual is not cleared until it transmits a clear command, even if the condition of a clock returns to normal. It is possible to set the number of judging count of high speed flag detection and low speed flag detection by the command. If the error more than the predetermined number is detected, the flag (0x0A[1], 0x0B[1]) becomes "0x1".

#### BCLK high speed flag (Read Only)

Select Address	Value	Explanation of Operation
0x0A [ 1 ]	0x0	Normal
	0x1	High speed detection flag

#### BCLK low speed flag (Read Only)

Select Address	Value	Explanation of Operation
0x0B [ 1 ]	0x0	Normal
	0x1	Low speed detection flag

#### High speed detection clears register (Write Only)

	Select Address	Explanation of Operation
	0x0A [ 0 ]	If "0x1" writes in, a high speed detection flag will be cleared.
(	Note) When using Auto recovery from clo	ock error function(P.62), the above-mentioned flag is cleared automatically.

Low speed detection clear register (Write Only)

	Select Address	Explanation of Operation	
	0x0B [ 0 ]	If "0x1" is written, a low speed detection flag will be cleared.	
(	(Note) When using Auto recovery from clock error function(P.62), the above-mentioned flag is cleared automatically.		

### A constraint of the count of judging with high speed flag detection

#### Default = 0x2

Select Address	Explanation of Operation			
0x0A [ 6:4 ]	Set over 0x1. (0x1-0x7 are set up) it become "0x0A[1]=0x1" if the BCLK high speed condition more than the count of setting up is detected continuously.			

#### A constraint of the count of judging with low speed flag detection

# Default = 0x2

Boldan - one	
Select Address	Explanation of Operation
0x0B [ 6:4 ]	Set over 0x1. (0x1-0x7 are set up) it become "0x0B[1]=0x1" if the BCLK low speed
	condition more than the count of setting up is detected continuously.

#### High speed detection flag valid or invalid

Default = 0x0 *Blue square means initial value.				
Select Address	Value	Explanation of Operation		
0x0A[7]	0x0	Valid		
	0x1	Invalid		

Low speed detection flag valid or invalid Default = 0x0 \*Blue square means initial value

Select Address	Value	Explanation of Operation
0x0B [ 7 ]	0x0	Valid
	0x1	Invalid

The frequency range of BCLK by which high speed detection or low speed detection is carried out is as follows.

Setting1	Setting2	Low speed detection lowest frequency (MHz)	High speed detection highest frequency (MHz)
	48kHz(0x0C[1:0]=0x0)	1.28	7.13
64fs BCLK(0x03[ 5:4 ]=0x0)	44.1kHz(0x0C[1:0]=0x1)	1.21	6.55
	32kHz(0x0C[1:0]=0x2)	0.88	4.76
	48kHz(0x0C[1:0]=0x0)	0.96	5.35
48fs BCLK(0x03[ 5:4 ]=0x1)	44.1kHz(0x0C[1:0]=0x1)	0.91	4.92
	32kHz(0x0C[1:0]=0x2)	0.66	3.57
	48kHz(0x0C[1:0]=0x0)	0.64	3.56
32fs BCLK(0x03[ 5:4 ]=0x2)	44.1kHz(0x0C[1:0]=0x1)	0.60	3.28
	32kHz(0x0C[1:0]=0x2)	0.44	2.38

# 6. Auto Recovery of Clock Error Function

Establishment of Clock stop detection flag or BCLK high speed detection flag or BCLK low speed detection flag makes PWM output signal mute(Immediate mute).

In that case, if the Auto Recovery of Clock Error Function is enabled, when it returns to a normal input, a mute condition will be cancelled automatically.

When Auto Recovery of Clock Error Function is cancelled, it is necessary to control a series of operations called a mute-on and flag clear command transmission, an internal RAM data clear and mute release from an external microcomputer.

Since it is invalid immediately after a wake-up, 0x0D[6] =0x1 is set up before mute release, and it is recommended to enable this function.

Valid or invalid auto recover from clock error

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x0D [ 6 ]	0x0	Invalid
	0x1	Valid

Each error flag can be read from the following addresses. When 0x1 is read from a read address, the error flag establish. Moreover, a flag is not cleared until it writes 0x0 in the target address, even if error status will be canceled, once a flag leaves.

Error flag read register

Select Address	Explanation of Operation
0x0E [ 6 ]	Synchronous error flag
0x0E [ 4 ]	LRCLK stop flag
0x0E[3]	BCLK stop flag
0x0E [ 2 ]	BCLK high speed detection flag
0x0E [ 1 ]	BCLK low speed detection flag

#### 7. The Wake-up Procedure of Power-up

It has to start power-up in the following procedures.


"0x\*\*=0x\*\*" means writing data to register. (For example) "0x10=0x00" It means writing data "0x00" to select address "0x10".


- Power-up (VCCP1, VCCP2, DVDD) Input BCLK and LRCLK Wait over 10ms Input stable BCLK and LRCLK in the specification Wait over 1ms
- 2. Release reset (RSTX=high)
- Wait over 1ms 3. 0x0C=0x00 : Sam
- 3. 0x0C=0x00 : Sampling rate setting (Set 48kHz: 0x00, 44.1kHz: 0x01, 32kHz: 0x02 to 0x0C address)
- 4. 0xE9=0x10 : Clock initialization
  - Wait over 100ms
- 5. 0x01=0x00 : Set RAM clear OFF
- 6. 0x0D=0x40 : Valid auto recover from clock error
- 7. 0x0E=0x00 : Clear error flag
- 8. 0x92=0x1D : PWM setting1
- 9. 0x93=0x1B : PWM setting2
- 10. 0x94=0x0F : PWM setting3
- 11. 0x95=0x11 : PWM setting4
- 12. 0x90=0x40 : PWM setting5
- 13. 0xF4=0x14 : Protect function initialization
- 14. 0xF3=0x03 : Driver Gain setting (0x03: 26dB, 0x0B: 32dB)
- 15. 0xF2=0x02 : Stereo application setting (0x02:Stereo, 0x0A:Monaural)
- 16. 0xF8=0x01 : 0xF4, 0xF3, 0xF2 setting value is fixed
  - Wait over 10ms
- 17. Set up DSP function such as volume, BQ, DRC, and Pre-Scaler etc.
- 18. MUTEX=high : Release mute

\* Order from 8 to 12 and 17 can be interchanged.

# 8. The Operating Procedure in a Status with an Unstable Clock

In the period there is the possibility that inputted I<sup>2</sup>S ,BCLK, LRCLK and SDATA, may become unstable, set MUTEX=low to mute output.





\* When clock stop was detected, mute release procedure will follow the clock stop error release sequence.

# 9. I<sup>2</sup>S Data Output Select

Capable of output I<sup>2</sup>S format digital audio data from SDATAO (pin12). That signal synchronizes to inputted LRCK and BCK signal. And enable to select output SDATA signal as shown below. The point of selected data is shown below diagram. Whatever output is selected, hard clip is processed.

# SDATAO output select

Default = 0x0 \*Blue square means initial value.

Select Address	Value	Explanation of Operation
0x78 [ 6:4 ]	0x0	DSP output (point1)
	0x1	DSP input (point2)
	0x2	Pre-Scaler output (point3)
	0x3	Mixer output (point4)
	0x4	12Band BQ output (point5)
	0x5	Fine master volume output (point6)
	0x6	Don't use
	0x7	Fine Post-Scaler output (point7)




Figure 69

# **Register Map**

Address	Initial Value	Recommended value	Description	Function
0x01	0xE0	0x00 <sup>(Note 21)</sup>	RAM clear	RAM clear setting
0x02	0x00	0x00	Bypass	Select bypass blocks
0x03	0x02	0x02	Digital audio input 1	I <sup>2</sup> S input format setting
0x06	0x20	0x20	Synchronous error 2	Synchronous error setting
0x07	0x8A	0x8A	LRCLK, BCLK stop detection 1	LRCLK stop detection setting
0x08	0x00	0x00	LRCLK, BCLK stop detection 2	BCLK stop detection setting
0x09	Read/Write Only	-	LRCLK, BCLK stop detection 3	Read/Clear stop detection
0x0A	0x20	0x20	BCLK Measurement of velocity 1	BCLK fast detection setting
0x0B	0x20	0x20	BCLK Measurement of velocity 2	BCLK slow detection setting
0x0C	0x00	0x00 (48kHz sampling) (Note 21)	Sampling frequency setting	Sampling frequency setting
0x0D	0x00	0x40 <sup>(Note 21)</sup>	Auto return 1	Auto return setting
0x0E	Read Only	0x00 <sup>(Note 21)</sup>	Auto return 2	Auto return monitor
0x10	0x00	0x00	Volume, Balance, Post-scaler 1	Fine volume setting/ Independent volume setting
0x11	0xFF	0xFF	Volume, Balance, Post-scaler 2	Lch/dependent Volume setting (0dB : 0x30)
0x12	0xFF	0xFF	Volume, Balance, Post-scaler 3	Rch volume setting ( 0dB : 0x30)
0x13	0x60	0x60	Volume, Balance, Post-scaler 4	Post-scaler setting (0dB : 0x60)
0x14	0x88	0x88	Volume, Balance, Post-scaler 5	L/R fine postscaler setting
0x15	0x03	0x00	Mute function	Mute transition time setting
0x16	0x60	0x60	Pre-Scaler	Pre-Scaler setting (0dB : 0x60)
0x17	0x12	0x12	Channel mixer	Channel mixer setting
0x18	0x01	0x01	DC Cut HPF	DC cut HPF setting
0x1A	0x01	0x01	Hard Clipper 1	Hard Clipper setting
0x1B	0xE1	0xE1	Hard Clipper 2	Hard Clip level setting
0x20	0xFC	0xFC	DRC common 1	DRC select setting
0x21	0xC0	0xC0	DRC common 2	Transition form setting
0x28	0x40	0x40	AGC_TH1 setting of DRC1	Threshold setting
0x29	0x80	0x80	Slope ( $\alpha$ ) setting of DRC1	Slope setting
0x2A	0x3B	0x3B	RATE setting of DRC1	A_RATE and R_RATE setting
0x2B	0x13	0x13	TIME setting of DRC1	A_TIME and R_TIME setting
0x2C	0x40	0x40	AGC_TH2 setting of DRC1	Threshold setting
0x2E	0x3B	0x3B	RATE setting of DRC1	A_RATE and R_RATE setting
0x2F	0x13	0x13	TIME setting of DRC1	A_TIME and R_TIME setting

(Note 21) It must be set at the time of start-up. Refer to P.62 "7. The wake-up Procedure of power-up".

# **Register Map - continued**

Address	Initial Value	Recommended value	Description	Function
0x30	0x40	0x40	AGC_TH1 setting of DRC2	Threshold setting
0x31	0x80	0x80	Slope ( $\alpha$ ) setting of DRC2	Slope setting
0x32	0x3B	0x3B	RATE setting of DRC2	A_RATE and R_RATE setting
0x33	0x13	0x13	TIME setting of DRC2	A_TIME and R_TIME setting
0x34	0x40	0x40	AGC_TH2 setting of DRC2	Threshold setting
0x36	0x3B	0x3B	RATE setting of DRC2	A_RATE and R_RATE setting
0x37	0x13	0x13	TIME setting of DRC2	A_TIME and R_TIME setting
0x38	0x40	0x40	AGC_TH1 setting of DRC3	Threshold setting
0x39	0x80	0x80	Slope ( $\alpha$ ) setting of DRC3	Slope setting
0x3A	0x3B	0x3B	RATE setting of DRC3	A_RATE and R_RATE setting
0x3B	0x13	0x13	TIME setting of DRC3	A_TIME and R_TIME setting
0x3C	0x40	0x40	AGC_TH2 setting of DRC3	Threshold setting
0x3D	0x3B	0x3B	RATE setting of DRC3	A_RATE and R_RATE setting
0x3E	0x13	0x13	TIME setting of DRC3	A_TIME and R_TIME setting
0x3F	0x00	0x00	DRC4 ON	On/Off setting
0x40	0x40	0x40	AGC_TH2 setting of DRC4	Threshold setting
0x41	0x3B	0x3B	RATE setting of DRC4	A_RATE and R_RATE setting
0x42	0x13	0x13	TIME setting of DRC4	A_TIME and R_TIME setting
0x51	0x00	0x00	Bi-quad type filter1	Select of BQ soft transition Band
0x53	0x0C	0x0C	Bi-quad type filter2	Setting of transition time and wait time
0x58	Write Only	-	Bi-quad type filter3	Soft transition start, 0x0:Stop 0x1:Start
0x59	Read Only	-	Bi-quad type filter4	Soft transition flag
0x60	0x00	0x00	The coefficient is written directly. 1	Select of BQ independence or synchronous setting
0x61	0x00	0x00	The coefficient is written directly. 2	Coefficient address bit7-bit0
0x62	0x00	0x00	The coefficient is written directly. 3	Coefficient data bit23-bit16
0x63	0x00	0x00	The coefficient is written directly. 4	Coefficient data bit15-bit8
0x64	0x00	0x00	The coefficient is written directly. 5	Coefficient data bit7-bit0
0x65	Write Only	-	The coefficient is written directly. 6	The writing of coefficients is performed
0x66	Read Only	-	The coefficient is written directly. 7	Coefficient reading bit23-bit16
0x67	Read Only	-	The coefficient is written directly. 8	Coefficient reading bit15-bit8
0x68	Read Only	-	The coefficient is written directly. 9	Coefficient reading bit7-bit0
0x70	0x00	0x00	Small signal detection1	Small signal detection level setting
0x71	0x00	0x00	Small signal detection2	Small signal detection time setting
0x72	Read Only	-	Small signal detection3	Small signal detection flag read-back
0x74	0x00	0x00	Level meter1	Setting of the peak level hold time interval
0x75	Write Only	-	Level meter2	0x0:Lch 0x1:Rch 0x2:(Lch+Rch)/2
0x76	Read Only	-	Level meter3	Level reading (16bit high position 8 bit)
0x77	Read Only	-	Level meter4	Level reading (16bit subordinate position 8 bit)
0x78	0x02	0x02	SDATAO	SDATAO Select

# **Register Map - continued**

Address	Initial Value	Recommended value	Description	Function
0x90	0x00	0x40 <sup>(Note 21)</sup>	PWM setting 5	PWM initialization
0x92	0x00	0x1D <sup>(Note 21)</sup>	PWM setting 1	PWM delay
0x93	0x01	0x1B <sup>(Note 21)</sup>	PWM setting 2	PWM delay
0x94	0x04	0x0F <sup>(Note 21)</sup>	PWM setting 3	PWM delay
0x95	0x05	0x11 <sup>(Note 21)</sup>	PWM setting 4	PWM delay
0xE9	0x01	0x10 (normal) <sup>(Note 21)</sup>	DSP clock setting	DSP clock initialization
0xF2	0x02	0x02 (Stereo) <sup>(Note 21)</sup>	Stereo / Mono	DC voltage protection setting for Stereo / Mono
0xF3	0x03	0x03 (26dB) <sup>(Note 21)</sup>	Driver Gain	Driver Gain setting (26dB or 32dB)
0xF4	0x04	0x14 (Note 21)	Protection initialization	Protection initialization
0xF8	0x00	0x01 <sup>(Note 21)</sup>	The decision of 0xF2, 0xF3 and 0xF4	Decided by sending 0x01

(Note 21) It must be set at the time of start-up. Refer to P.62 "7. The wake-up Procedure of power-up".

# Application Circuit Example1 (Stereo BTL output, RL=8Ω, VCCP1, VCCP2≤22V)




Figure 70

Parts	Qty	Parts No.	Description
Inductor	4	L16, L20, L21, L25	10µH / 3.8A / (±20%)
	1	R6	1.5kΩ / 1/16W / F(±1%)
Resistor	2	R31, R32	10kΩ / 1/16W / J(±5%)
Resistor	4	R2, R3, R4, R12	0Ω / 1/10W / J(±5%)
	1	R13	10kΩ / 1/16W / J(±5%)
	1	C6A	2700pF / 6.3V / B(±10%)
	1	C6B	0.027µF / 6.3V / B(±10%)
	4	C16A, C20A, C21A, C25A	0.47µF / 50V / B(±10%)
Capacitor	2	C17, C24	10µF / 35V / B(±10%)
	4	C15, C19, C22, C26	3.3µF / 16V / B(±10%)
	2	C7, C10	1.0µF / 10V / B(±10%)
	1	C27	10µF / 16V / B(±10%)

Caution1: If the impedance characteristics of the speakers at high-frequency range increase rapidly, the IC might not have stable operation in the resonance frequency range of the LC filter. Therefore, consider adding damping-circuit, etc., depending on the impedance of the speaker. Though this IC has a short protection function, when short to VCC or GND after the LC filter, over-current occurs during short protection function

Caution2: operation. Be careful about over/undershoot which exceeds the maximum standard ratings because back electromotive force of the inductor will occur which sometimes leads to IC destruction.

The Inductor must be use to the coil with large margin of rated DC current (saturation current). When the short-circuit of the speaker output (after the LC filter) to VCC or GND occurs when the coil with small rated DC current is used, IC destruction might be caused. Because the coil causes the magnetic saturation behavior, it instantaneously passes the heavy-current to IC. Overshoot of output PWM differs according to the board or coupling capacitor of Vcc, and etc. Check to ensure that it is lower than absolute maximum

Caution3: ratings

If it exceeds the absolute maximum ratings, snubber circuit must need to be added.

Caution4: When it is used at V<sub>CCP1</sub>,V<sub>CCP2</sub>>22V, snubber circuit must need to be added, and must change LC filter value to suppress the influence of the LCR resonance

Caution5: This circuit constant is value with ROHM evaluation board, and adjustment of the constant may be necessary for the application board. Must carry out enough evaluations.

#### Application Circuit Example2 (Stereo BTL output, RL=8Ω, 22V<VccP1,VccP2≤24V) μ SCI M ₹ QS RSTX L25 15µ H รีอองอ อองอ GNDP 10µ E +₩-¢ 10kΩ R31 -γγγ-φ 10kΩ 3.3µ 680pF C25B 27 32 28 26 31 30 29 25 NC REG G BSP1P OUT1P 5.6Ω R25 MUTEX RSTX 0.47µ - C25A SP ch1 (Lch) SDA SCI REG\_G I2C BUS DVDD GNDP VCCP1 ¢€ VCCP1 2 wire I/F Control -ф ŧ ADDR I/F vss 10µ F Drive BCLK 0.47µ F C21A FET 1P GNDP1 5.6Ω R21 ▶ 2 BCI K GNDP ≶ 680pF C21B LRCLI W S/LJ/R Driver FET 1N Digital ▶ 3 I RCI K BSP1N R3 I/F Audio Source <u>3.3µ</u> F ⊢C22 15u H SDATA R4 0 4 8 Times SDATA OUT1N PWM Over-Audio Modulato Sampling DSP . Digital Filter vss } 5 TEST1 \_\_\_\_ L20 15μ Η OUT2F -C19 0.027 Drive 3.3µ F PLL FET 2P 19 1 SS BSP2F C20B 680pf PLL <sup>3S</sup> [\_\_\_\_| ⊢ C6A | ⊢ 2700pF VSS } GNDP2 R20 REG15 3 5.6Ω REG15 Drive C20A 0.47µ F GNDP2 <u>-</u>C17 10µ F FET 2N vss 🗄 8 Protection 7 -ф φ-VCCP2 LRCLK VCCP2 GNDP BCLK SP ch2 (Rch) TEST2 TEST3 R16 5.6Ω C16A 0.47µF ş OUT2N BSP2N 9 10 11 12 13 14 15 16 C16B 680pF Т vss $\overline{}$ \$0Ω C15 -⊥1µ F 井C10 VSS 3.3µ İ VSS R12 \_\_\_\_\_ L16 15μ Η DVDD(3.3V) DVDD 10kΩ µ −con SDATAO ERRORX Figure 71

Parts	Qty	Parts No.	Description		
Inductor	4	L16, L20, L21, L25	15µH / 2.9A / (±20%)		
	1	R6	1.5kΩ / 1/16W / F(±1%)		
	2	R31, R32	10kΩ / 1/16W / J(±5%)		
Resistor	4	R2, R3, R4, R12	0Ω / 1/10W / J(±5%)		
	4	R16, R20, R21, R25	5.6Ω / 1/4W / J(±5%)		
	1	R13	10kΩ / 1/16W / J(±5%)		
	1	C6A	2700pF / 6.3V / B(±10%)		
	1	C6B	$0.027 \mu F$ / $6.3V$ / $B(\pm 10\%)$		
	4	C16B, C20B, C21B, C25B	680pF / 50V / CH(±5%)		
Capacitor	4	C16A, C20A, C21A, C25A	0.47µF / 50V / B(±10%)		
	2	C17, C24	10µF / 35V / B(±10%)		
	4	C15, C19, C22, C26	3.3µF / 16V / B(±10%)		
	2	C7, C10	1.0µF / 10V / B(±10%)		
	1	C27	10µF / 16V / B(±10%)		

Caution1: If the impedance characteristics of the speakers at high-frequency range increase rapidly, the IC might not have stable operation in the resonance frequency range of the LC filter. Therefore, consider adding damping-circuit, etc., depending on the impedance of the speaker. Caution2: Though this IC has a short protection function, when short to VCC or GND after the LC filter, over-current occurs during short protection function

ion2: Though this IC has a short protection function, when short to VCC or GND after the LC filter, over-current occurs during short protection function operation. Be careful about over/undershoot which exceeds the maximum standard ratings because back electromotive force of the inductor will occur which sometimes leads to IC destruction.

The Inductor must be use to the coil with large margin of rated DC current (saturation current). When the short-circuit of the speaker output (after the LC filter) to VCC or GND occurs when the coil with small rated DC current is used, IC destruction might be caused. Because the coil causes the magnetic saturation behavior, it instantaneously passes the heavy-current to IC.


Caution3: Overshoot of output PWM differs according to the board or coupling capacitor of VCC, and etc. Check to ensure that it is lower than absolute maximum ratings.

If it exceeds the absolute maximum ratings, snubber circuit must need to be added.

Caution4: When it is used at V<sub>CCP1</sub>,V<sub>CCP2</sub>>22V, snubber circuit must need to be added, and must change LC filter value to suppress the influence of the LCR resonance.

Caution5: This circuit constant is value with ROHM evaluation board, and adjustment of the constant may be necessary for the application board. Must carry out enough evaluations.

#### Application Circuit Example3 (Monaural BTL output, RL=4Ω, VCCP1, VCCP2≤14V)



#### Figure 72.

Parts	Qty	Parts No.	Description		
Inductor	2	L21, L25	10µH / 3.8A / (±20%)		
	1	R6	1.5kΩ / 1/16W / F(±1%)		
Resistor	2	R31, R32	10kΩ / 1/16W / J(±5%)		
Resistor	4	R2, R3, R4, R12	0Ω / 1/10W / J(±5%)		
	1	R13	10kΩ / 1/16W / J(±5%)		
	1	C6A	2700pF / 6.3V / B(±10%)		
	1	C6B	0.027µF / 6.3V / B(±10%)		
Capacitor	2	C21A, C25A	1.0µF / 50V / B(±10%)		
	1	C24	10µF / 35V / B(±10%)		
	2	C22, C26	3.3µF / 16V / B(±10%)		
	2	C7, C10	1.0µF / 10V / B(±10%)		
	1	C27	10µF / 16V / B(±10%)		

\*Register setting of 0xF2=0x0A and 0xF8=0x01 is necessary at the time of start-up (in state of MUTEX=low). (Refer to "Monaural output setting".)

Caution1: If the impedance characteristics of the speakers at high-frequency range increase rapidly, the IC might not have stable operation in the resonance frequency range of the LC filter. Therefore, consider adding damping-circuit, etc., depending on the impedance of the speaker.

Caution2: Though this IC has a short protection function, when short to VCC or GND after the LC filter, over-current occurs during short protection function operation. Be careful about over/undershoot which exceeds the maximum standard ratings because back electromotive force of the inductor will occur which sometimes leads to IC destruction.

The Inductor must be use to the coil with large margin of rated DC current (saturation current). When the short-circuit of the speaker output (after the LC filter) to VCC or GND occurs when the coil with small rated DC current is used, IC destruction might be caused. Because the coil causes the magnetic saturation behavior, it instantaneously passes the heavy-current to IC.

Caution3: Overshoot of output PWM differs according to the board or coupling capacitor of VCC, and etc. Check to ensure that it is lower than absolute maximum ratings.

If it exceeds the absolute maximum ratings, snubber circuit must need to be added.

Caution4: This circuit constant is value with ROHM evaluation board, and adjustment of the constant may be necessary for the application board. Must carry out enough evaluations.

# Selection of Components Externally Connected

1) Output LC Filter Circuit

An output filter is required to eliminate radio-frequency components exceeding the audio-frequency region supplied to a load (speaker). Because this IC uses sampling frequency 384kHz (fs=48kHz) in the output PWM signals, the high-frequency components must be appropriately removed.

This section takes an example of an LC type LPF shown below, in which coil L and capacitor C<sub>g</sub> compose a differential filter with an attenuation property of -12dB/oct.




Figure 73. Output LC filter

Following presents output LC filter constants with typical load impedances.

RL	L	Cg	Note
4Ω	10µH	1µF	V <sub>CCP1</sub> ,V <sub>CCP2</sub> ≤14V
6Ω	10µH	0.68µF	V <sub>CCP1</sub> ,V <sub>CCP2</sub> ≤22V
	15µH	0.47µF	VCCP1, VCCP2>22V
8Ω	10µH	0.47µF	V <sub>CCP1</sub> ,V <sub>CCP2</sub> ≤22V
	15µH	0.47µF	VCCP1, VCCP2>22V

Use coils with a low direct-current resistance and a sufficient margin of allowable currents. In addition, select a closed magnetic circuit type product in normal cases to prevent unwanted emission. A high direct-current resistance causes power losses.

When the short-circuit of the speaker output (After the LC filter) to VCC or GND occurs when the coil with small rated DC current is used, IC destruction might be caused. Because the coil causes the magnetic saturation behavior, it instantaneously passes the heavy-current to IC.


When using at V<sub>CCP1</sub>,V<sub>CCP2</sub>>22V, the coil of the rated DC current: 7.2A or more will be recommended.

And, fcL (LČ resonance frequency) of the LC filter should be lowered and decrease the influence of LC resonance.

Use capacitors with low equivalent series resistance and good impedance characteristics at high frequency ranges. Also, select the parts with the margin of the ratings enough.

2) The Value of the LC Filter Circuit Computed Equation

The output LC filter circuit of BM28723MUV is as it is shown in Figure 74. The LC filter circuit of Figure 74 is thought to substitute it like Figure 75 on the occasion of the computation of the value of the LC filter circuit.



The transfer function H(s) of the LC filter circuit of Figure 75. becomes the following.

$$H(\mathbf{s}) = \frac{\frac{1}{LC_g}}{\mathbf{s}^2 + \frac{1}{C_g R}\mathbf{s} + \frac{1}{LC_g}} = \frac{\omega^2}{\mathbf{s}^2 + \frac{\omega}{Q}\mathbf{s} + \omega^2}$$

The  $\omega$  and Q become the followings here.

$$\omega^{2} = \frac{1}{LC_{g}} \qquad \omega = 2\pi f_{CL} \qquad f_{CL} = \frac{1}{2\pi\sqrt{LC_{g}}}$$
$$Q = R\sqrt{\frac{C_{g}}{L}} = \frac{1}{2}R_{L}\sqrt{\frac{C_{g}}{L}}$$

Therefore, L and Cg become the followings.

$$L = \frac{1}{\omega^2 C_g} = \frac{R_L}{4\pi f_{cL} Q} \qquad C_g = \frac{Q}{\omega R} = \frac{Q}{\pi f_{cL} R_L}$$

The RL and L should be made known, and  $f_{\text{CL}}$  is set up, and  $C_{g}$  is decided.

3) The Settlement of the Inductance Value of the Coil

A standard for selection of the L value of a coil to use is to take the following consideration except for the factor such as a low cost, miniaturization and thin.

1. When the inductance value was made small

- (1) Circuit electric currents increase without a signal. Efficiency in the low output power gets bad.
- (2) Direct current resistance value of the coil becomes small. Therefore maximum output power becomes bigger. Rated DC current and Temperature rise current of the coil become high.

2. When the inductance value was made large

- (1) Circuit electric current is decrease without a signal. Efficiency in the low output power improves.
- Direct current resistance value of the coil becomes big. Therefore maximum output power becomes smaller. Rated DC current and Temperature rise current of the coil becomes low.

4) Snubber Circuit Constant

When overshoot of PWM Output exceeds absolute maximum rating, and when V<sub>CCP1</sub>,V<sub>CCP2</sub>>22V, or when overshoot of PWM output negatively affects EMI, or when ringing deteriorates the audio characteristic of the PWM output, snubber circuit is used as shown below.


- Measure the ringing resonance frequency "f1" of PWM output waveform (when rising) by using low capacitance Probe (e.g. FET probe) at the OUT terminal. (Figure 76) Shorten GND lead of FET probe and monitor as near as possible to output pin.
- Measure the resonance frequency "f<sub>2</sub>" of the ringing as the snubber-circuit R<sub>snb</sub> value equals 0Ω (capacitor is connected to GND) Adjust the value of the capacitor "C" until it becomes half of f<sub>1</sub>(2f<sub>2</sub>=f<sub>1</sub>). The value of "C" that becomes (2f<sub>2</sub>=f<sub>1</sub>) is 3 times of the parasitic capacity "C<sub>p</sub>" that a ringing is formed. (C=3C<sub>p</sub>)
- 3. Parasitic inductance "L<sub>p</sub>" is calculated using the next formula.

$$L_{\rho} = \frac{1}{\left(2\pi f_{1}\right)^{2} C_{\rho}}$$

4. The characteristics impedance Z of resonance is calculated from the parasitic capacity " $C_p$ " and the parasitic inductance  $L_p$  using the next formula.

$$Z = \sqrt{\frac{L_p}{C_p}}$$

5. Set snubber circuit "R<sub>snb</sub>" same as the character impedance "Z". Set snubber circuit "C<sub>snb</sub>" 4 to 10 times of the parasitic capacity "C<sub>p</sub>". If "C<sub>snb</sub>" value is set large, switching current will possibly increase. Therefore, please decide it by the trade-off with the characteristic.






Figure 76. PWM Output waveform (Measure of spike resonance frequency)

Figure 77. Snubber schematic

Following presents Snubber filter constants with the recommendation value at 22V<V<sub>CCP1</sub>,V<sub>CCP2</sub>≤24V, R<sub>L</sub>=8Ω, Po=10W+10W, ROHM 4 layer board<sup>(Note 11)</sup>.

Csnb	R <sub>snb</sub>	
680pF 50V CH(±5%)	5.6Ω 1/4W J(±5%)	

Following presents Snubber filter constants with the recommendation value at  $V_{CCP1}$ ,  $V_{CCP2} \le 22V$ ,  $R_L = 8\Omega$ , Po=10W+10W, ROHM 4 layer board<sup>(Note 11)</sup>.

Csnb	R <sub>snb</sub>	
470pF 50V CH(±5%)	0Ω or 5.6Ω 1/8W J(±5%)	

(Note 11) 100mm×100mm×1.6mm FR4, 4-layer glass epoxy board, Cu Thickness 35µm/70µm/35µm, For Application Evaluation Board

# **Operating Condition with the Application Component**

Parameter	Parts No.	Limit		Unit	Conditions	
Parameter	Parts No.	Min	Тур	Max	Unit	Conditions
Coupling capacitor for Power supply	C17, C24	1 <sup>(Note 22)</sup>	10	-	μF	B characteristics Ceramic type capacitor recommended
Capacitor for REG_G	C27	1 <sup>(Note 22)</sup>	10	13.5 <sup>(Note 24)</sup>	μF	B characteristics, 16V Ceramic type capacitor recommended
Capacitor for REG15	C7	0.4 <sup>(Note 22)</sup>	1.0	1.35 <sup>(Note 24)</sup>	μF	B characteristics, 10V Ceramic type capacitor recommended
Capacitor for BSP	C15, C19, C22, C26	2.0 <sup>(Note 22)</sup> (Note 23)	3.3	4.5 <sup>(Note 24)</sup>	μF	B characteristics, 16V Ceramic type capacitor recommended
		2.0 <sup>(Note 22)</sup> (Note 23)	4.7	6.3 <sup>(Note 24)</sup> (Note 25)	μF	B characteristics, 16V Ceramic type capacitor recommended

(Note 22) Should use the capacity of the capacitor not to be less than a minimum in consideration of temperature characteristics and dc-bias characteristics. (Note 23) Minimum value to guarantee Speaker output operating range(20 to 20kHz, sin wave, THD+N  $\leq$  10%) (Note 24) Use it within this rating. (Capacitance±10%, Capacitance change ratio±22%) (Note 25) Influence it at the RSTX ->MUTEX Wait time (T<sub>WAIT</sub> :Refer to P.27) at the time of the Power Supply Start-up. Use it within this rating.

# **Operational Notes**

# 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

# 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition. However, pins that drive inductive loads (e.g. motor driver outputs, DC-DC converter outputs) may inevitably go below ground due to back EMF or electromotive force. In such cases, the user should make sure that such voltages going below ground will not cause the IC and the system to malfunction by examining carefully all relevant factors and conditions such as motor characteristics, supply voltage, operating frequency and PCB wiring to name a few.

# 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

# 5. Thermal Consideration

Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the maximum junction temperature rating.

# 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

# 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

# 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

# 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# **Operational Notes – continued**

#### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# 12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 78. Example of monolithic IC structure

#### 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

# 14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and the maximum junction temperature rating are all within the Area of Safe Operation (ASO).

#### 15. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

# 16. Over Current Protection Circuit (OCP)


This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

# **Ordering Information**



The tape of BM28723MUV-E2 is a dry pack.

# **Marking Diagram**



#### **Physical Dimension, Tape and Reel Information** Package Name VQFN032V5050 5. $0\pm 0.1$ 0±0. 5. Q 1PIN MARK OMAX S 1. 22) 03 $0\ 2\ ^{+0.}_{-0.}$ $\bigcirc 0.08S$ (0. 0. C0. 2 3. $4\pm 0.1$ 1 8 U U U U U U U 32 9 C $4 \pm 0.$ L e. $\subset$ 7 $4 \pm 0.$ C 0. C 16 25(II) 17 (UNIT:mm) 24 PKG: VQFN032V5050 $0. \ 2 \ 5 \ _{-0.}^{+0.} \ 0 \ 5 \ _{04}^{+0}$ 0.75 0.5 Drawing No. EX461-5001-2 <Tape and Reel information> Таре Embossed carrier tape Quantity 2500pcs E2 Direction ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand of feed $\cap$ $\overline{}$ $\overline{\bigcirc}$ 0 $\cap$ $\overline{O}$ $\cap$ $\cap$ $\overline{}$ $\overline{}$ $\overline{\bigcirc}$ • Direction of feed 1pin Reel \* Order quantity needs to be multiple of the minimum quantity.

# **Revision History**

Date	Revision	Changes
01.Dec.2016	001	First version
11.May.2018	002	P.77 Ordering Information: Correction of errors (False)BM28723MUV-DE2 -> (True)BM28723MUV-E2 (The comment indicates a dry pack.)

# Notice

# Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications
---

JAPAN	USA	EU	CHINA	
CLASSⅢ	CLASSI	CLASS II b	CLASSⅢ	
CLASSⅣ	CLASSII	CLASSⅢ	CLASSI	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

# **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.