## **Power MOSFET** 40 V, 4.5 mΩ, 78 A, Single N–Channel

#### Features

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- LFPAK4 Package, Industry Standard
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V	
Continuous Drain		$T_{C} = 25^{\circ}C$	I <sub>D</sub>	78	А	
Current R <sub>θJC</sub> (Notes 1, 3)	Steady	T <sub>C</sub> = 100°C		55		
Power Dissipation	State	$T_{C} = 25^{\circ}C$	PD	50	W	
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		25		
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I <sub>D</sub>	21	А	
Current R <sub>θJA</sub> (Notes 1, 2, 3)		$T_A = 100^{\circ}C$		15		
Power Dissipation	State	$T_A = 25^{\circ}C$	PD	3.6	W	
R <sub>θJA</sub> (Notes 1, 2)		$T_A = 100^{\circ}C$		1.8		
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	520	А	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C		
Source Current (Body D	liode)		I <sub>S</sub>	56	А	
Single Pulse Drain-to-S Energy (I <sub>L(pk)</sub> = 5 A)	Pulse Drain-to-Source Avalanche (I <sub>L(pk)</sub> = 5 A)		E <sub>AS</sub>	107	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	3.0	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.


3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	4.5 mΩ @ 10 V	78 A
40 V	7.2 m $\Omega$ @ 4.5 V	107





#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•	-					-	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				21		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			10		
		V <sub>DS</sub> = 40 V	= 40 V T <sub>J</sub> = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>G</sub>	<sub>S</sub> = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 40 \ \mu A$		1.2		2.0	V	
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.5		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 35 A		5.8	7.2	mΩ	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 35 A		3.7	4.5		
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I <sub>D</sub> = 35 A			72		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE	•						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			1300			
Output Capacitance	C <sub>OSS</sub>				530		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>				22			
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 20 V; $I_{D}$ = 35 A			23		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>				11			
Threshold Gate Charge	Q <sub>G(TH)</sub>				2.5			
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> =	20 V; I <sub>D</sub> = 35 A		4.7		nC	
Gate-to-Drain Charge	Q <sub>GD</sub>				3.0		1	
Plateau Voltage	V <sub>GP</sub>				3.3		V	
SWITCHING CHARACTERISTICS (Note 5	5)							
Turn–On Delay Time	t <sub>d(ON)</sub>				9.2			
Rise Time	tr	V <sub>GS</sub> = 4.5 V. Vr	ne = 20 V.		3.4		1	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V, $I_{D}$ = 35 A, $R_{G}$ = 1 $\Omega$			17		- ns	
Fall Time	t <sub>f</sub>				4.4			
DRAIN-SOURCE DIODE CHARACTERIS	TICS							
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.86	1.2	2 V	
		$I_{\rm S} = 35 \rm{A}$	T <sub>J</sub> = 125°C		0.75			
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/µs, I <sub>S</sub> = 35 A			29			
Charge Time	t <sub>a</sub>				14		ns	
Discharge Time	t <sub>b</sub>				14			
Reverse Recovery Charge	Q <sub>RR</sub>				12		nC	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### Figure 13. Thermal Characteristics


#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTMYS4D6N04CLTWG	4D6N04CL	LFPAK4 (Pb–Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

LFPAK4 5x6 CASE 760AB



FOOTPRINT

ON Semiconductor and a presentation of the second s

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe. Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative