

TMC6200 DATASHEET

Universal high voltage BLDC/PMSM/Servo MOSFET 3-halfbridge gate driver with in line motor current sensing. External MOSFETs for up to 100A motor current.

+



+

APPLICATIONS

PMSM FOC drives and BLDC motors
Industrial Drives
Factory Automation
Lab Automation
Robotics
CNC machines
Textile Machines
Pumps
Surveillance Cameras
Home Automation
Printers

+

+


FEATURES AND BENEFITS

3-phase motors up to 100A coil current (external MOSFETs)
Voltage Range 8 ... 60V DC
3 Floating Sense Amplifiers with programmable gain (5, 10, 20)
Gate Drive Programmable 0.5A / 1A / 1.5A
Gate Off Drive with 1Ω (LS) / 1.3Ω (HS) safe hold off resistance
SPI Interface for diagnostics and configuration
SPI & Stand-Alone operation
Charge Pump for 100% Duty Cycle operation
Optional BBM break-before-make logic for single line control
Programmable Short and Overload current threshold and retry
Programmable Control Interface with 3 line or 6 line drive
Full Protection & Diagnostics
Compact Size 9x9mm² TQFP48 package
Double Pin Distance for safe operation at high voltage

DESCRIPTION

The TMC6200 is a high-power gate driver for PMSM servo or BLDC motors. Using six external MOSFETs and two or three sense resistors, it integrates the full high voltage part of a FOC drive system for 12V, 24V or 48V, including in-line current sense amplifiers with programmable amplification. It can drive a wide range of motors from Watt to Kilowatt. Software controlled drive strength allows in-system EME optimization. Programmable safety features like short detection and overtemperature thresholds together with an SPI interface for diagnostics allow robust and reliable designs. With the TMC6200, a minimum number of external components is required to build a rugged drive with full protection and diagnostics.


BLOCK DIAGRAM



APPLICATION EXAMPLES: PMSM AND BLDC MOTORS


The TMC6200 scores with integration of the complete high-voltage part for FOC controlled PMSM drivers. On the control side, it mates with sophisticated FOC TMC467x and TMC867x family controller chips, or with any microcontroller. Its versatile interface matches simple BLDC drives with minimum requirements on the μ C PWM, as well as advanced PMSM control algorithms. The small form factor and easy-to-use package of the TMC6200 keeps costs down and allows for miniaturized layouts. Extensive support at the chip, board, and software levels enables rapid design cycles and fast time-to-market with competitive products. High integration and reliability deliver cost savings in related systems such as power supplies and cooling.

MINIATURIZED CPU BASED DESIGN FOR BLDC OR PMSM




A CPU with internal BLDC or sine wave PWM unit drives the gate control lines based on encoder or hall sensor feedback. The current sensor outputs become sampled by the μ C integrated ADC. Use of SPI is not required, unless more sophisticated diagnostics is desired.

HIGH PERFORMANCE FOC SERVO DESIGN FOR PMSM



When using one of the TRINAMIC FOC controllers, the CPU is completely offloaded from time-intensive regulation loop tasks, and software design shrinks to initialization and target parameter setting. The TMC6200 optimally complements a TMC467x family controller.



The TMC6200-EVAL is part of TRINAMIC's universal evaluation board system which provides a convenient handling of the hardware as well as a user-friendly software tool for evaluation. The TMC6200 evaluation board system consists of three parts: LANDUNGSBRÜCKE (base board), ESELSBRÜCKE (connector board including several test points), and TMC6200-EVAL, plus a TMC4671-EVAL FOC controller.

ORDER CODES

Order code	Description	Size [mm ²]
TMC6200-TA	Three phase gate driver for external MOSFETs; TQFP48	9 x 9
TMC6200-TA-T	-T denotes tape on reel packed devices	
TMC6200-EVAL	Evaluation board for TMC6200.	85 x 80
LANDUNGSBRÜCKE	Baseboard for TMC6200-EVAL and further evaluation boards.	85 x 55
ESELSBRÜCKE	Connector board for plug-in evaluation board system.	61 x 38

Table of Contents

1	PRINCIPLES OF OPERATION	4	8	EXTERNAL RESET	31
1.1	CONTROL INTERFACES	6	9	CLOCK OSCILLATOR AND INPUT	31
2	PIN ASSIGNMENTS	7	9.1	USING THE INTERNAL CLOCK	31
2.1	PACKAGE OUTLINE	7	9.2	USING AN EXTERNAL CLOCK	31
2.2	SIGNAL DESCRIPTIONS	7	10	ABSOLUTE MAXIMUM RATINGS	32
3	SAMPLE CIRCUITS	10	11	ELECTRICAL CHARACTERISTICS	32
3.1	STANDARD APPLICATION CIRCUIT	10	11.1	OPERATIONAL RANGE	32
3.2	EXTERNAL GATE VOLTAGE REGULATOR	11	11.2	DC AND TIMING CHARACTERISTICS	33
3.3	MOSFETS AND SLOPE CONTROL	12	11.3	THERMAL CHARACTERISTICS	37
3.4	TUNING THE MOSFET BRIDGE	14	12	LAYOUT CONSIDERATIONS	38
4	SPI INTERFACE	17	12.1	EXPOSED DIE PAD	38
4.1	SPI DATAGRAM STRUCTURE	17	12.2	WIRING GND	38
4.2	SPI SIGNALS	18	12.3	SUPPLY FILTERING	38
4.3	TIMING	19	12.4	LAYOUT EXAMPLE	39
5	REGISTER MAPPING	20	13	PACKAGE MECHANICAL DATA	41
5.1	GENERAL CONFIGURATION REGISTERS	21	13.1	DIMENSIONAL DRAWINGS TQFP48-EP	41
6	CURRENT SENSE AMPLIFIERS	26	13.2	PACKAGE CODES	42
6.1	SETTLING TIME AND OFFSET	26	14	DISCLAIMER	43
6.2	CHOICE OF SENSE RESISTORS	28	15	ESD SENSITIVE DEVICE	43
7	DIAGNOSTICS AND PROTECTION	29	16	TABLE OF FIGURES	44
7.1	TEMPERATURE SENSORS	29	17	REVISION HISTORY	44
7.2	SHORT PROTECTION	29			

1 Principles of Operation

The TMC6200 is a MOSFET gate driver for three phase PMSM and BLDC motors. Ideally suited for applications in the range of 12V to 48V, it supports motor power ratings from 1 Watt to 1kW. It complements with TRINAMICS TMC467x & TMC867x families of three phase motor controller ICs. Internal break-before-make timing is provided for the ease-of-use in combination with simple microcontrollers for PWM generation. Integrated current sense amplifiers eliminate costly sense amplifiers required for FOC controllers, while bringing the benefit of in-line current sensing. A complete set of protection and diagnostic functions makes the power stage more rugged than a discrete setup.

THE TMC6200 OFFERS TWO BASIC MODES OF OPERATION:

MODE 1: Stand-alone driver with pin configuration

Enable this mode by tying low pin SPE. The interface pins allow a number of different settings for BBM generation and sense amplifier amplification control.

MODE 2: SPI controlled

This mode allows detailed control over the protection, diagnostic and control features, e.g. for tuning overcurrent detection. Enable this mode by tying high pin SPE.




Figure 1.1 Standalone application using differential sensing




Figure 1.2 Standalone application using single shunt current sensing




Figure 1.3 SPI mode application

1.1 Control Interfaces

The TMC6200 supports six control lines for the MOSFET drivers. High-side and low-side outputs can be individually controlled, or by an individual enable pin plus polarity pin, using internal BBM circuitry. An SPI interface or standalone configuration is supported.

1.1.1 Standalone Configuration

Standalone configuration covers the most important settings like driver current and current amplifier amplification factor and the selection of internal or external BBM operation using four pins. Additional settings like BBM time and sensitivity of short detection can be modified using pre-programming via OTP memory, e.g. via an initial programming during product testing. This way, the driver can be fully operated and all protection mechanisms are in place. The fault output signals any critical driver error. It becomes cleared by disabling / re-enabling the driver.

However, no advanced debugging is possible, like individual testing of failure mechanisms or setting a more sensitive temperature threshold. Also, it is not possible to switch to 20x current amplifier amplification.

Hint

Standalone configuration is recommended for low-cost applications with small motors (e.g. motor current up to 10A RMS), where advanced debugging is not required or not possible. In case a sensitive overtemperature threshold must be set, or 20x current amplifier amplification is required due to high motor current, the SPI interface should be used.

1.1.2 SPI Interface

The SPI interface is a bit-serial interface synchronous to a bus clock. For every bit sent from the bus master to the bus slave another bit is sent simultaneously from the slave to the master. Communication between an SPI master and the TMC6200 slave always consists of sending one 40-bit command word and receiving one 40-bit status word.

The SPI command rate typically is a few commands for initialization or for diagnostic feedback.

Attention

When operating in SPI mode, set drive mode (single line or individual control signals) first. For safety reasons, the driver starts up in single line mode. This setting will prevent operation if a controller operates the IC using individual control signals. Current amplifier amplification can be set within the same write access.

2 Pin Assignments

2.1 Package Outline




Figure 2.1 TMC6200-TA package and pinning TQFP-EP 48 (7x7mm² body, 9x9mm² with leads)

2.2 Signal Descriptions

Pin	TQFP	Type	Function
CU	1		Bootstrap capacitor positive connection. Tie to U terminal using 470nF to 1µF, 16V or 25V ceramic capacitor.
-	2, 28, 31, 35, 40, 45	N.C.	Unused pins for increased creeping distances.
LSW	3		Low side gate driver output.
LSV	4		Low side gate driver output.

Pin	TQFP	Type	Function
LSU	5		Low side gate driver output.
12VOUT	6		Output of internal 11.5V gate voltage regulator and supply pin of low side gate drivers. Attach 2.2μF to 22μF ceramic capacitor to GND plane near to pin for best performance. Use at least 5-10 times more capacity than for bootstrap capacitors. In case an external gate voltage supply is available, tie VSA and 12VOUT to the external supply.
5VOUT	7		Output of internal 5V regulator. Attach 2.2μF to 10μF ceramic capacitor to GNDA near to pin for best performance.
GNDA	8		Analog GND. Connect to GND plane near pin.
CURU	9	AO	Output of current sense amplifier.
CURV	10	AO	Output of current sense amplifier.
CURW	11	AO	Output of current sense amplifier.
VOFS/TEST	12	AI	Center reference for current sense amplifiers (leave open for 5VOUT/3 offset voltage).
CSN_IDRV0	13	DI	SPI chip select input (negative active) (SPE=1) or Configuration input for gate driver current LSB (SPE=0)
SCK_IDRV1	14	DI	SPI serial clock input (SPE=1) or Configuration input for gate driver current MSB (SPE=0)
SDI_AMPLx10	15	DI	SPI data input (SPE=1) or Configuration input for current sense amplifier 5x or 10x amplification (SPE=0)
SDO_SINGLE	16	DIO	SPI data output (tristate) (SPE=1) or Configuration input for internal bridge control mode (0: dual line, 1: xH=phase polarity, xL=phase enable) (SPE=0)
UH	17	DI (pd)	High side control input (or bridge polarity in single mode)
UL	18	DI (pd)	Low side control input (or bridge enable in single mode)
VCC_IO	19		3.3V to 5V IO supply voltage for all digital pins.
VH	20	DI (pd)	High side control input (or bridge polarity in single mode)
VL	21	DI (pd)	Low side control input (or bridge enable in single mode)
WH	22	DI (pd)	High side control input (or bridge polarity in single mode)
WL	23	DI (pd)	Low side control input (or bridge enable in single mode)
CLK	24	DI	CLK input. Tie to GND using short wire for internal clock or supply external clock. Internal clock-fail over circuit protects against loss of external clock signal.
SPE	25	DI (pd)	Mode selection input. When tied low, the chip is in standalone mode and SPI pins have their configuration pin functions. When tied high, the SPI interface is enabled. Integrated pull down resistor.
FAULT	26	DO	Diagnostics output. High upon driver error condition. Clear by cycling EN.
DRV_EN	27	DI	Positive active enable input. The power stage becomes switched off (all motor outputs floating) when this pin becomes driven to a low level. Cycle low to clear FAULT.
VSA	29		Analog supply voltage for 11.5V and 5V regulator. Normally tied to VS. Provide a 100nF filtering capacitor to GND.
CPO	30		Charge pump capacitor output.

Pin	TQFP	Type	Function
CPI	32		Charge pump capacitor input. Tie to CPO using 22nF 100V capacitor.
VS	33		Motor supply voltage. Provide filtering capacity near pin with short loop to GND plane. Must be tied to the positive bridge supply voltage.
VCP	34		Charge pump voltage. Tie to VS using 100nF capacitor.
CW	36		Bootstrap capacitor positive connection. Tie to W terminal using 470nF to 1 μ F, 16V or 25V ceramic capacitor.
HSW	37		High side gate driver output.
W	38		Bridge center and bootstrap capacitor negative connection. Connect to source pin of HS-MOSFET.
WSENSE	39	AI	Sense resistor connection for phase W. Connect to the motor side of the sense resistor. A 10 Ω to 22 Ω protection resistor is recommended. Directly connect to W, in case no sense resistor is used.
VSENSE	41	AI	Sense resistor connection for phase V. Connect to the motor side of the sense resistor. A 10 Ω to 22 Ω protection resistor is recommended. Directly connect to V, in case no sense resistor is used.
V	42		Bridge center and bootstrap capacitor negative connection. Connect to source pin of HS-MOSFET.
HSV	43		High side gate driver output.
CV	44		Bootstrap capacitor positive connection. Tie to V terminal using 470nF to 1 μ F, 16V or 25V ceramic capacitor.
USENSE	46	AI	Sense resistor connection for phase U. Connect to the motor side of the sense resistor. A 10 Ω to 22 Ω protection resistor is recommended. Directly connect to U, in case no sense resistor is used.
U	47		Bridge center and bootstrap capacitor negative connection. Connect to source pin of HS-MOSFET.
HSU	48		High side gate driver output.
Exposed die pad	-		Connect the exposed die pad to a GND plane. Provide as many as possible vias for heat transfer to GND plane. Serves as GND pin for the low side gate drivers and for digital logic. Ensure low loop inductivity to sense resistor GND.

*(pd) denominates a pin with pulldown resistor

3 Sample Circuits

The following sample circuits show the required external components in different operation and supply modes. The connection of the bus interface and further digital signals are left out for clarity.

3.1 Standard Application Circuit




Figure 3.1 Standard application circuit

The standard application circuit uses a minimum set of additional components. Six MOSFETs are selected for the desired current, voltage and package type. Two or three sense resistors are matched to the maximum motor coil current, and to the desired current sensor output swing and amplification setting. See chapter 6.2 to choose the right value for sense resistors. Use low ESR capacitors for filtering the power supply. A minimum capacity of 100μF per ampere of coil current near to the power bridge is recommended for keeping power supply ripple low. The capacitors need to cope with the current ripple caused by chopper operation. Current ripple in the supply capacitors also depends on the power supply internal resistance and cable length. Supply VCC_IO from 5VOUT, or from an external source, e.g. a 3.3V regulator. In order to minimize linear voltage regulator power dissipation of the internal 5V and 11.5V voltage regulators in applications where VM is high, a different (lower) supply voltage should be used for VSA, when available (see chapter 0).

Basic layout hints

Place sense resistors and all filter capacitors as close as possible to the power MOSFETs. Place the TMC6200 near to the MOSFETs and use short interconnection lines in order to minimize parasitic trace inductance. Use a solid common GND for all GND and GNDA connections. Connect 5VOUT filtering capacitor directly to 5VOUT and GNDA pin. See layout hints for more details. Low ESR electrolytic capacitors are recommended for VS filtering.

Attention

In case VSA is supplied by a different voltage source, make sure that VSA does not drop out during motor operation. The motor driver should be disabled in case VSA becomes switched off before VS. Hard switching edges on VSA might result in bridge cross-conduction otherwise. It is safest to derive VSA voltage from VS supply.

Attention

Make sure, that VCC_IO does not drop out during operation of the motor. Disable the drive when a falling supply voltage is detected. It is safest to derive VCC_IO voltage from VS supply.

Hint

Production devices use VCC_IO undervoltage detection to disable the MOSFET drivers. This will avoid motor overcurrent due to instable input levels during power-up / power-down for most cases. However, it is best practice to disable the motor prior to switching off power supply, and to make sure, that the motor power supply does come up without or not remain with missing VCC_IO supply.

Initial devices dated 1836 do not yet implement this VCC_IO controlled undervoltage reset of the drivers.

3.2 External Gate Voltage Regulator

At high supply voltages like 48V, the internal gate voltage regulator and the internal 5V regulator have considerable power dissipation, especially with high MOSFET gate charges or high chopper frequency. A good thermal coupling of the heat slug to the system PCB GND plane is required to dissipate heat. Still, the thermal thresholds will be lowered significantly by self-heating. To reduce power dissipation, supply an external gate driver voltage to the TMC6200. Figure 3.2 shows the required connection. The internal gate voltage regulator becomes disabled in this constellation. 12V \pm 1V is recommended for best results.




Figure 3.2 External gate voltage supply

Hint

With MOSFETs above 50nC of total gate charge or chopper frequency >40kHz, it is recommended to use a VSA supply not higher than 40V in order to keep reasonable power dissipation.

3.3 MOSFETs and Slope Control

The selection of power MOSFETs depends on a number of factors, like package size, on-resistance, voltage rating and supplier. It is not true, that larger, lower $R_{DS(on)}$ MOSFETs will always be better, as a larger device also has higher capacitances and may add more ringing in trace inductance and power dissipation in the gate drive circuitry. Adapt the MOSFETs to the required motor voltage (adding 5-10V of reserve to the peak supply voltage) and to the desired maximum current, in a way that resistive power dissipation still is low for the chosen MOSFET package. The TMC6200 drives the MOSFET gates with roughly 10V, so normal, 10V specified types are sufficient. Logic level FETs (4.5V specified $R_{DS(on)}$) will also work but may be more critical with regard to bridge cross-conduction due to lower $V_{GS(th)}$.

The gate drive current and MOSFET gate resistors R_G (optional) should basically be adapted to the MOSFET gate-drain charge (Miller charge) in order to yield reasonable slope times. Figure 3.3 shows the influence of the Miller charge on the switching event. Figure 3.4 additionally shows the switching events in different load situations (load pulling the output up or down), and the required bridge brake-before-make time.

The following table shall serve as a thumb rule for programming the MOSFET driver current (*DRVSTRENGTH* setting) and the selection of gate resistors:

MOSFET MILLER CHARGE VS. <i>DRVSTRENGTH</i> AND R_G		
Miller Charge [nC] (typ.)	<i>DRVSTRENGTH</i> setting	Value of R_G [Ω]
<10	0 or 1	≤ 10 (recommended)
10...20	0 to 2	≤ 5 (optional)
20...80	1 to 3	≤ 2.5 (optional)
>80	3	≤ 1 (optional)

The TMC6200 provides increased gate-off drive current to avoid bridge cross-conduction induced by high dV/dt . This protection will be less efficient with gate resistors exceeding the values given in the table. For larger values of R_G , a parallel diode may be required to ensure keeping the MOSFET safely off during switching events of the opposite MOSFET.




Figure 3.3 Miller charge determines switching slope

Hints

- Choose modern MOSFETs with fast and soft recovery bulk diode and low reverse recovery charge.
- A small, SMD MOSFET package allows compacter routing and reduces parasitic inductance effects.




Figure 3.4 Slopes, Miller plateau and blank time (BMx=U V or W output)

The following *DRV_CONF* parameters allow adapting the driver to the MOSFET bridge:

Parameter	Description	Setting	Comment
<i>BBMCLKS</i>	Break-before-make time setting to ensure non-overlapping switching of high-side and low-side MOSFETs. Digital BBM time in clock cycles (typ. 42ns/CLK). <i>BBMCLKS</i> is used in combination with <i>singleline=1</i> . It is not applicable with individual LS and HS signals. Additionally, a minimum BBM time of 75ns is enforced by analog circuitry even with individual control signals. This prevents short-circuiting of the bridge	0...15	time[ns]≈ 42ns* <i>BBMCLKS</i> Ensure ~30% headroom Reset Default: OTP 1..4 4, when not programmed
<i>DRV_STRENGTH</i>	Selection of gate driver current. Adapts the gate driver current to the gate charge of the external MOSFETs.	0...3	Reset Default = 2 in SPI mode

DRV_CONF Parameters

Use the lowest gate driver strength setting *DRV_STRENGTH* giving favorable switching slopes, before increasing the value of the gate series resistors. A slope time of nominal 40ns to 80ns is absolutely sufficient and will normally be covered by a Break-Before-Make time setting of 1 to 4 (4 is default). In case slower slopes have to be used, e.g. with large MOSFETs, ensure that the break-before-make time sufficiently covers the switching event, in order to avoid bridge cross conduction. The shortest break-before-make time, safely covering the switching event, gives best results. Add roughly 30% of reserve, to cover production stray of MOSFETs and driver.




Figure 3.6 Ringing of output (green) and Gate voltages (yellow, blue) with DRVSTRENGTH=0




Figure 3.7 Ringing of output (green) and Gate voltages (yellow, blue) with DRVSTRENGTH=2




Figure 3.8 Ringing of output (green) and Gate voltages (yellow, blue) with DRVSTRENGTH=3

BRIDGE OPTIMIZATION EXAMPLE

A driver for 15A, 80V has been designed using the MOSFET BSC037N08NS (3.7mΩ, 80V, $Q_g=56\text{nC}$, $t_{RR}=41\text{ns}$) in the standard schematic.

The MOSFETs offer roughly 20ns slope time at the lowest driver strength setting. Switching quality is good and signals are clean (Figure 3.6, ff.). At double drive strength, the slope time halves, and switching events still are clean. When increasing to full gate drive strength faster slopes lead to increased ringing on all signals. Low or medium slope setting is best. Additional gate resistors or 1nF output capacitors do not bring any additional improvement. The layout already proves to be good.

No additional components were required!

Hints

- Tune the bridge layout for minimum loop inductivity. A compact layout is best.
- Keep MOSFET gate connections short and straight and avoid loop inductivity between bridge feedback (U,V,W) and corresponding HS driver pin. Loop inductance is minimized with parallel traces, or adjacent traces on adjacent layers. A wider trace reduces inductivity (don't use minimum trace width).
- Minimize the length of the sense resistor to low side MOSFET bridge center
- Place the TMC6200 near the sense low side MOSFETs GND connections, with its GND connections directly connected to the same GND plane.
- Optimize switching behavior by using lowest acceptable gate current setting.
- Add optional gate resistors close to MOSFET gate, and 1nF capacitor over LS MOSFET in case of severe ringing.
- Measure the performance of the bridge by probing BM pins directly at the bridge or at the TMC6200 using a short GND tip on the scope probe rather than a GND cable, if available.

4 SPI Interface

4.1 SPI Datagram Structure

The TMC6200 uses 40 bit SPI™ (Serial Peripheral Interface, SPI is Trademark of Motorola) datagrams for communication with a microcontroller. Microcontrollers which are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit. The NCS line of the device must be handled in a way, that it stays active (low) for the complete duration of the datagram transmission.

Each datagram sent to the device is composed of an address byte followed by four data bytes. This allows direct 32 bit data word communication with the register set. Each register is accessed via 32 data bits even if it uses less than 32 data bits.

For simplification, each register is specified by a one byte address:

- For a read access the most significant bit of the address byte is 0.
- For a write access the most significant bit of the address byte is 1.

Read and write functionality of the individual registers may differ.

SPI DATAGRAM STRUCTURE																																									
MSB (transmitted first)																40 bit																LSB (transmitted last)									
39 0									
→ 8 bit address ← 8 bit SPI status								← → 32 bit data																																	
39 ... 32								31 ... 0																																	
→ to TMC6200 RW + 7 bit address ← from TMC6200 unused								8 bit data								8 bit data								8 bit data								8 bit data									
39 / 38 ... 32								31 ... 24								23 ... 16								15 ... 8								7 ... 0									
w	38...32							31...28				27...24				23...20				19...16				15...12				11...8				7...4				3...0					
3	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	0									
9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0		

4.1.1 Selection of Write / Read (WRITE_notREAD)

The read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. So, the bit named W is a WRITE_notREAD control bit. The active high write bit is the MSB of the address byte. So, 0x80 has to be added to the address for a write access. The SPI interface always delivers data back to the master, independent of the W bit. Read data coming back in a write access should be ignored.

Read data is transferred back to the master directly in the read access. Internal read access occurs during the transmission in the moment when the address bits have been received.

Example:

For a read access to the register (*GSTAT*) with the address 0x00, the address byte has to be set to 0x00. For a write access to the register (*GCONF*), the address byte has to be set to 0x80 + 0x01 = 0x81. For read access, the data bits don't care. So, one can set them to 0.

action	data sent to TMC6200	data received from TMC6200
read <i>GSTAT</i>	→ 0x0100000000	← AA & <i>GSTAT</i>
write <i>GCONF</i> := 0x00000010	→ 0x8000000010	← 0x01 & unused

*) AA: is a placeholder for the address byte used in the previous access

4.1.2 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

4.2 SPI Signals

The SPI bus on the TMC6200 has four signals:

- SCK – bus clock input
- SDI – serial data input
- SDO – serial data output
- CSN – chip select input (active low)

The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC6200.

The TMC6200 does not allow cascading of SPI slaves. Use individual CSN lines for each device.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave.

4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to 1/4 of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.




Figure 4.1 SPI timing

Hint

Usually this SPI timing is referred to as SPI MODE 3

SPI interface timing		AC-Characteristics				
		clock period: t_{CLK}				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SCK valid before or after change of CSN	t_{CC}		10			ns
CSN high time	t_{CSH}	*) Min time is for synchronous CLK with SCK high one t_{CH} before CSN high only	$t_{CLK}^{*)}$	$>2t_{CLK}+10$		ns
SCK low time	t_{CL}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK high time	t_{CH}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK frequency using internal clock	f_{SCK}	assumes minimum OSC frequency			3.5	MHz
SCK frequency using external 24MHz clock	f_{SCK}	assumes synchronous CLK			$f_{CLK}/6$	MHz
SDI setup time before rising edge of SCK	t_{DU}		10			ns
SDI hold time after rising edge of SCK	t_{DH}		10			ns
Data out valid time after falling SCK clock edge	t_{DO}	no capacitive load on SDO			$t_{CLK}+10$	ns
SDI, SCK and CSN filter delay time	t_{FILT}	rising and falling edge	12	20	30	ns

5 Register Mapping

This chapter gives an overview of the complete register set. Some of the registers bundling a number of single bits are detailed in extra tables. The functional practical application of the settings is detailed in dedicated chapters.

Note

- All registers become reset to 0 upon power up, unless otherwise noted.
- Add 0x80 to the address Addr for a write access!

NOTATION OF HEXADECIMAL AND BINARY NUMBERS

0x	precedes a hexadecimal number, e.g. 0x04
%	precedes a multi-bit binary number, e.g. %100

NOTATION OF R/W FIELD

R	Read only
W	Write only
R/W	Read- and writable register
R+WC	Clear upon write back with '1'

OVERVIEW REGISTER MAPPING

REGISTER	DESCRIPTION
General Configuration Registers	These registers contain <ul style="list-style-type: none"> - global configuration - global status flags - interface configuration - driver configuration - OTP programming

5.1 General Configuration Registers

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)				
R/W	Addr	n	Register	Description / bit names
RW	0x00	17	GCONF	Bit GCONF – Global configuration flags 0 <i>disable</i> : Driver Disable 1: Disable driver (e.g. for Resetting of short condition) 1 <i>singleline</i> : Interface mode (<i>reset default</i> = 1) 0: Individual signals L+H 1: H-Input is control signal, L-Input is Enable 2 <i>faultdirect</i> 0: Fault output active when at least one bridge is shut down continuously due to overcurrent or overtemperature 1: Fault output shows each protective action of the overcurrent shutdown 3 unused 5:4 <i>amplification</i> : Amplification of current amplifiers 0: Current amplification: *5 1: Current amplification: *10 2: (Current amplification: *10) 3: Current amplification: *20 6 <i>amplifier_off</i> : 0: Current sense amplifiers on 1: Amplifiers off (reduce power consumption) 7 <i>test_mode</i> 0: Normal operation 1: Enable analog test output on pin DRV_EN. <i>BBM_CLKS</i> [1..0] selects the function of DRV_EN: 0..2: T120, DAC, VDDH <i>Attention: Not for user, set to 0 for normal operation!</i> 31:8 unused
				Bit GSTAT – Global status flags (Re-Write with '1' bit to clear respective flags, or cycle DRV_EN to clear all bits except for <i>reset</i> and <i>drv_otpw</i>) <i>Attention: Switch off the affected MOSFET by its HS/LS input in order to clear a pending short condition. Just resetting the flag will not switch it on again.</i> 0 <i>reset</i> 1: Indicates that the IC has been reset. All registers have been cleared to reset values. <i>Attention: DRV_EN must be high to allow clearing reset</i> 1 <i>drv_otpw</i> 1: Indicates, that the driver temperature has exceeded overtemperature prewarning-level. No action is taken. This flag is latched. 2 <i>drv_ot</i> 1: Indicates, that the driver has been shut down due to overtemperature. This flag can only be cleared when the temperature is below the limit again. It is latched for information. ORed to STATUS output. 3 <i>uv_cp</i> 1: Indicates an undervoltage on the charge pump.
R+ WC	0x01	15	GSTAT	

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)					
R/W	Addr	n	Register	Description / bit names	
					The driver is disabled during undervoltage. This flag is latched for information. ORed to STATUS output.
				4	<i>shortdet_u</i> 1: U short counter has triggered at least once. ORed to STATUS output.
				5	<i>s2gu</i> 1: Short to GND detected on phase U. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
				6	<i>s2vsu</i> 1: Short to VS detected on phase U. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
				7	-
				8	<i>shortdet_v</i> 1: V short counter has triggered at least once. ORed to STATUS output.
				9	<i>s2gv</i> 1: Short to GND detected on phase V. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
				10	<i>s2vsv</i> 1: Short to VS detected on phase V. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
				11	-
				12	<i>shortdet_w</i> 1: short counter has triggered at least once. ORed to STATUS output.
				13	<i>s2gw</i> 1: Short to GND detected on phase W. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
				14	<i>s2vsw</i> 1: Short to VS detected on phase W. The driver becomes disabled until flag becomes cleared. ORed to STATUS output.
R	0x04	8 + 8	IOIN	Bit	INPUT
					Reads the state of all input pins available
				0	UL
				1	UH
				2	VL
				3	VH
				4	WL
				5	WH
				6	DRV_EN
				7	0
				8	OTPW
				9	OT136°C
				10	OT143°C

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)					
R/W	Addr	n	Register	Description / bit names	
				11	OT150°C
				31.. 24	VERSION: 0x10=first version of the IC Identical numbers mean full digital compatibility.
W	0x06		OTP_PROG	Bit	OTP_PROGRAM – OTP programming Write access programs OTP memory (one bit at a time), Read access refreshes read data from OTP after a write
				2..0	OTPBIT Selection of OTP bit to be programmed to the selected byte location (n=0..7: programs bit n to a logic 1)
				5..4	OTPBYTE Set to 00
				15..8	OTPMAGIC Set to 0xbd to enable programming. A programming time of minimum 10ms per bit is recommended (check by reading OTP_READ).
R	0x07		OTP_READ	Bit	OTP_READ (Access to OTP memory result and update) <i>See table 5.1.1!</i>
				7..0	OTPO byte 0 read data
RW	0x08	5	FACTORY_CONF	4..0	FCLKTRIM (Reset default: OTP) 0..31: Lowest to highest clock frequency. Check at charge pump output. The frequency span is not guaranteed, but it is tested, that tuning to 12MHz internal clock is possible. The devices come preset to 12MHz clock frequency by OTP programming. (Reset Default: OTP)
RW	0x09	19	SHORT_CONF	Bit	SHORT_CONF
				3..0	S2VS_LEVEL: Short to VS detector level for lowside FETs. Checks for voltage drop in LS MOSFET and sense resistor. 1 (highest sensitivity) ... 15 (lowest sensitivity) (Reset Default: OTP 6 or 12)
				11..8	S2G_LEVEL: Short to GND detector level for highside FETs. Checks for voltage drop on high side MOSFET 2 (highest sensitivity) ... 15 (lowest sensitivity) (Reset Default: OTP 6 or 12)
				17..16	SHORTFILTER: Spike filtering bandwidth for short detection 0 (lowest, 100ns), 1 (1µs), 2 (2µs) 3 (3µs) <i>Hint: A good PCB layout will allow using setting 0. Increase value, if erroneous short detection occurs.</i> (Reset Default = %01)
				20	shortdelay: Short detection delay 0=750ns: normal, 1=1500ns: high The short detection delay shall cover the bridge switching time. 0 will work for most applications. (Reset Default = 0)

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)				
R/W	Addr	n	Register	Description / bit names
				25..24 <i>RETRY</i> : Number of retries for short detection 0: Half bridge disabled after first short detection 1..3: Half bridge re-enabled in next chopper cycles 1 time to 3 times. With retry, the short-counter is decreased once each 256 chopper cycles per coil, unless the upper limit has been reached. (Reset Default = 3)
				28 <i>protect_parallel</i> 0: Only the detected half bridge driver becomes shut down upon final short detection 1: All half bridge drivers become shut down upon final short detection (Reset Default = 1)
				29 <i>disable_S2G</i> 0: Short to GND (HS) protection enabled 1: No short to GND protection (Reset Default = 0)
				30 <i>disable_S2VS</i> 0: Short to VS (LS) protection enabled 1: No short to VS protection (Reset Default = 0)
RW	0x0A	22	DRV_CONF	Bit DRV_CONF
				4..0 <i>BBMCLKS</i> : 0..15: Digital BBM time in clock cycles (typ. 42ns/CLK). <i>BBMCLKS</i> is used in combination with <i>singleline</i> =1. It is not applicable with individual LS and HS signals. (Reset Default: OTP 1..4)
				15:5 unused
				17..16 <i>OTSELECT</i> : Selection of over temperature level for bridge disable, switch on after cool down to 120°C / OTPW level. 00: 150°C (default) 01: 143°C 10: 136°C 11: 120°C (not recommended, no hysteresis) <i>Hint: Adapt overtemperature threshold as required to protect the MOSFETs or other components on the PCB.</i> (Reset Default = %00)
				19..18 <i>DRVSTRENGTH</i> : Selection of gate driver current. Adapts the gate driver current to the gate charge of the external MOSFETs. 00: weak 01: weak+TC (medium above OTPW level) 10: medium 11: strong <i>Hint: Choose the lowest setting giving slopes <100ns.</i> (Reset Default = %10)
				31:20 unused

5.1.1 OTP_READ – OTP configuration memory

The OTP memory holds power up defaults for certain registers. All OTP memory bits are cleared to 0 by default. Programming only can set bits, clearing bits is not possible. Factory tuning of the clock frequency affects *otp0.0* to *otp0.4*. The state of these bits therefore may differ between individual ICs.

0x05: OTP_READ – OTP MEMORY MAP			
Bit	Name	Function	Comment
7	<i>otp0.7</i>	<i>otp_BBM</i>	Reset default for <i>BBM</i> 0: 4 clocks 1: 1 clocks 2: 2 clocks 3: 3 clocks
6	<i>otp0.6</i>		
5	<i>otp0.5</i>	<i>otp_S2_LEVEL</i>	Reset default for <i>Short detection Levels</i> : 0: <i>S2G_LEVEL</i> = <i>S2VS_LEVEL</i> = 6 1: <i>S2G_LEVEL</i> = <i>S2VS_LEVEL</i> = 12
4	<i>otp0.4</i>	<i>OTP_FCLKTRIM</i>	Reset default for <i>FCLKTRIM</i> 0: lowest frequency setting 31: highest frequency setting <i>Attention: This value is pre-programmed by factory clock trimming to the default clock frequency of 24MHz and differs between individual ICs! It should not be altered.</i>
3	<i>otp0.3</i>		
2	<i>otp0.2</i>		
1	<i>otp0.1</i>		
0	<i>otp0.0</i>		

6 Current Sense Amplifiers

Integrated current sense amplifiers allow closed loop current regulation, as required for FOC control. Measurement in series with the coil by principle is optimum for signal availability, because the current will always pass the measurement shunt, independent of the actual chopper duty cycle and independent of chopper phase. While this is a great benefit against foot point measurement, a series measurement current amplifier is a complex component and may add considerable cost to a circuit. With three current amplifiers integrated into the driver, overhead is kept minimum, and series shunt sensing is available for the cost of bottom shunt measurement.

The sense amplifiers allow amplification of a bi-directional input voltage, by using an internally generated or external offset voltage (see Figure 6.1). A positive voltage difference between the related sense input and the phase output leads to the measurement output rising above VOFS. A negative difference leads to the output falling below VOFS. The programmable gain allows adaptation to the sense resistor and motor current, in order to optimally use the output swing and with this the input voltage range of the external ADC tied to the sense amplifier outputs.




Figure 6.1 Principle of sense amplifier

The sense amplifier transfer function is determined by the following equation:

$$CUR_{PHASE} = VOFS - amplification * (R_{SENSE} * I_{PHASE} + V_{INOFFS})$$

Where

I_{PHASE} is the current flowing into the motor terminal.

V_{INOFFS} is a random offset voltage in the range of a few to a few 10mV of the input amplifier. Determine and compensate for by measuring output offset at zero current prior to motor operation.

6.1 Settling Time and Offset

By principle, the disturbance of the coil series current measurement during switching events is low. But, for the measurement amplifier, a switching event means a common mode signal change equal to the height of the supply voltage. This switching temporarily disturbs the measurement and should be blanked away. Therefore, sampling of the outputs should be synchronized to the chopper operation, because switching slopes lead to disturbances and become visible as spikes at the output (see Figure 6.2). The amplifier will recover within a few microseconds after each switching event. An increased

settling time can result from increased length of motor cables and capacitive load on the cables, or parasitic inductivity of the sense resistors.




Figure 6.2 Amplifier Settling after coil switch event (Green: Coil output, Yellow: Amplifier output)




Figure 6.3 Output correctly sampled with sine wave current and 1.66V offset

The amplifiers have a good amplification tolerance, but due to production stray, they show a random offset voltage (see Figure 6.4). Offset voltage especially concerns input offset, as the input offset voltage becomes amplified by the actual amplifications setting, i.e. factor 5, 10 or 20. Therefore, a higher amplification setting means a higher offset voltage and higher offset stray. To compensate for this offset (V_{INOF5}), individually sample the amplifier outputs while the motor driver is disabled and use the resulting value as zero-reference. When changing amplification in the application, scale the offset measured with a different amplification accordingly.




Figure 6.4 Random Output Offset at 20x amplification (Yellow: Output, Blue: VOF5 input)

Attention

Each switching event on one of the motor outputs will cause a spike on the related current measurement amplifier output. Its settling time of roughly 2µs to 4µs (depending on supply voltage and sense resistors) should be blanked away by ignoring the output voltage during this time. This can be ensured, when the external ADC samples the output synchronously with the chopper period.

6.2 Choice of Sense Resistors

Choose sense resistors with regard to the maximum motor current desired. Be sure to provide sufficient headroom for your current regulation loop in order to operate the motor at short time peak currents. A regulation loop always needs a headroom of 25% to 50%. The following table shows a choice of standard resistors (partially yielded by paralleling two resistors) and the peak currents which can safely be measured with 1.65V or 2.5V Offset voltage. The choice of amplification is shown as second parameter. An amplification of 20 only can be set when using the SPI interface.

CHOICE OF R_{SENSE} AND AMPLIFICATION DEPENDING ON MAX. COIL CURRENT				
R_{SENSE} [mΩ]	Amplification factor	Current range [A]	RMS motor current limit [A]	Max. power dissipation of R_{SENSE} [W]
150	10	0.7	0.5	0.05
150	5	1.3	1	0.15
100	5	2	1.5	0.23
75	5	2.6	2	0.3
33	10	3	2.2	0.16
25	10	4	3	0.23
50	5	4	3	0.45
33	5	6	4.5	0.67
15	10	6.5	5	0.38
25	5	8	6	0.9
10	10	10	7.5	0.56
5	10	20	15	1.1
2.5	20	20	15	0.56
2.5	10	40	30	2.3
1	20	50	37	1.4

Sense resistors should be carefully selected. The full motor current flows through the sense resistors. Due to chopper operation the sense resistors see pulsed current from the MOSFET bridges. Therefore, a low-inductance type such as film or composition resistors is required to prevent voltage spikes causing ringing on the sense voltage inputs leading to unstable measurement results. Also, a low-inductance, low-resistance PCB layout is essential. Please also refer to layout considerations in chapter 12. With low resistor values, it becomes more critical to do symmetrical and low resistive PCB traces.

CALCULATION OF PEAK SENSE RESISTOR POWER DISSIPATION

$$P_{RSMAX} = I_{COIL}^2 * R_{SENSE}$$

Hint

For best precision of current measurement, it is advised to measure and fine tune the current in the application. Choose the sense resistors to the next value covering the desired motor peak current.

Attention

Be sure to use a symmetrical sense resistor layout for each bridge and short and straight sense resistor traces of identical length. Well matching sense resistors ensure best performance. A compact layout with massive ground plane is best to avoid parasitic resistance effects.

7 Diagnostics and Protection

The TMC6200 supplies a complete set of diagnostic and protection capabilities, like short circuit protection and undervoltage detection. See the *DRV_STATUS* table for details.

7.1 Temperature Sensors

The driver integrates a four-level temperature sensor (120°C pre-warning and selectable 136°C / 143°C / 150°C thermal shutdown) for diagnostics and for protection of the IC and the power MOSFETs and adjacent components against excess heat. Choose the overtemperature level to safely cover error conditions like missing heat convection. Heat is mainly generated by the power MOSFETs, and, at increased voltage, by the internal voltage regulators. For many applications, already the overtemperature pre-warning will indicate an abnormal operation situation and can be used to initiate user warning or power reduction measures like motor current reduction. The thermal shutdown is just an emergency measure and temperature rising to the shutdown level should be prevented by design.

After triggering the overtemperature sensor (*ot* flag), the driver remains switched off until the system temperature falls below the pre-warning level (*otpw*) to avoid continuous heating to the shutdown level.

7.2 Short Protection

The TMC6200 protects the MOSFET power stages against a short circuit or overload condition by monitoring the voltage drop in the high-side MOSFETs, as well as the voltage drop in the low-side MOSFETs (Figure 7.1). A programmable short detection delay (*shortdelay*) allows adjusting the detector to work with very slow switching slopes. Additionally, the short detector allows filtering of the signal. This helps to prevent spurious triggering caused by effects of PCB layout, or long, adjacent motor cables (*SHORTFILTER*). All control bits are available via register *SHORT_CONF*. Additionally, the short detection is protected against single events, e.g. caused by ESD discharges, by retrying up to three times before switching off the motor continuously (program in *SHORT_CONF.RETRY*).

Parameter	Description	Setting	Comment
<i>S2VS_LEVEL</i>	Short or overcurrent detector level for lowside FETs. Checks for voltage drop in LS MOSFET and sense resistor.	4...15	1 (highest sensitivity) ... 15 (lowest sensitivity) (Reset Default: OTP 6 / 12)
<i>S2G_LEVEL</i>	<i>S2G_LEVEL</i> : Short to GND detector level for highside FETs. Checks for voltage drop on high side MOSFET.	2...15	2 (highest sensitivity) ... 15 (lowest sensitivity) (Reset Default: OTP 6 / 12)
<i>SHORT_FILTER</i>	Spike filtering bandwidth for short detection <i>Hint: A good PCB layout will allow using setting 0. Increase value, if erroneous short detection occurs.</i>	0...3	0 (lowest, 100ns), 1 (1µs) (Reset Default), 2 (2µs), 3 (3µs)
<i>RETRY</i>	Number of retries after short detection until permanent bridge shutdown	0...3	(Reset Default = 3)
<i>shortdelay</i>	<i>shortdelay</i> : Short detection delay The delay shall cover the bridge switching time.	0/1	0=750ns: normal, 1=1500ns: high
<i>disable_S2VS</i>	1: Disable short to VS protection.	0/1	Leave detection enabled for normal use (0).
<i>disable_S2G</i>	1: Disable short to GND protection.	0/1	Leave detection enabled for normal use (0).
<i>protectparallel</i>	0: Individual half bridge protection 1: Disable all bridges upon single half bridge short condition	0/1	(Reset Default = 1)




Figure 7.1 Short detection (U, V or W output)

As the low-side short detection includes the sense resistor, it can be set to a high sensitivity and provides good precision of current detection. This way, it will safely cover most overcurrent conditions, i.e. when the motor stalls, or is abruptly stopped in stealthChop mode.

Once a short condition is safely detected, the corresponding driver bridge (U, V or W) becomes switched off, and the corresponding *s2gu*, *s2gv* or *s2gw* flag, respectively *s2vsu*, *s2vsv* or *s2vsw* becomes set. Optionally, the complete bridge becomes switched off (set *protect_parallel*).

To restart the motor, disable and re-enable the driver.

Attention:

Short protection cannot protect the system and the power stages for all possible short events, as a short event is rather undefined and a complex network of external components may be involved. Therefore, short circuits should basically be avoided.

Hint

Fine tune low-side short detection threshold, in order to provide a sensitive overcurrent protection, e.g. to protect motor and power stage. The reproducibility mainly depends on production stray of the MOSFETs and is typically within $\pm 30\%$. To see any overcurrent pulse at the FAULT output, set flag *short_direct*.

8 External Reset

The chip is loaded with default values during power on via its internal power-on reset. In order to reset the chip to power on defaults, any of the supply voltages monitored by internal reset circuitry (VSA, +5VOUT or VCC_IO) must be cycled. As +5VOUT is the output of the internal voltage regulator, it cannot be cycled via an external source except by cycling VSA. It is easiest and safest to cycle VCC_IO in order to completely reset the chip. Also, current consumed from VCC_IO is low and therefore it has simple driving requirements. Due to the input protection diodes not allowing the digital inputs to rise above VCC_IO level, all inputs must be driven low during this reset operation. When this is not possible, an input protection resistor may be used to limit current flowing into the related inputs.

9 Clock Oscillator and Input

The clock is the timing reference for the internal BBM time generator and is used to operate the SPI interface. The factory-trimmed on-chip clock oscillator provides timing which is sufficient for most use cases.

9.1 Using the Internal Clock

Directly tie the CLK input to GND near to the IC if the internal clock oscillator is to be used. It provides a precision of roughly $\pm 4\%$, which is precise enough for BBM operation.

9.2 Using an External Clock

When an external clock is available, a frequency of 4 MHz to 30 MHz is possible. Especially with low clock frequency, make sure, that the SPI timing is kept in order to ensure proper SPI operation. The duty cycle of the clock signal is uncritical, as long as minimum high or low input time for the pin is satisfied (refer to electrical characteristics). Make sure, that the clock source supplies clean CMOS output logic levels and steep slopes when using a high clock frequency. The external clock input is enabled with the second positive polarity seen on the CLK input.

Attention

Switching off the external clock frequency prevents the driver from operating normally. Therefore, an internal watchdog switches back to internal clock in case the external signal is missing for more than roughly 32 internal clock cycles.

9.2.1 Considerations on the Frequency

A higher frequency allows more precise BBM timing and faster SPI operation. A lower frequency will reduce power consumption of the IC, which especially at high VSA supply voltages reduces overall power consumption by a few 100mW. However, the internal timing should be sufficient for most applications.

10 Absolute Maximum Ratings

The maximum ratings may not be exceeded under any circumstances. Operating the circuit at or near more than one maximum rating at a time for extended periods shall be avoided by application design.

Parameter	Symbol	Min	Max	Unit
Supply voltage operating with inductive load	V_{VS}, V_{VSA}	-0.5	65	V
Supply and bridge voltage short time peak (limited by peak voltage on charge pump output and Cxx pins*)	V_{VSMAX}		70	V
VSA supply voltage	V_{VSAMAX}	-0.5	65	V
Peak voltages on Cxx bootstrap pins and VCP	V_{CXC}		85	V
Supply voltage V12	V_{12VOUT}	-0.5	15	V
Peak voltages on U/V/W pins (due to stray inductivity)	V_X	-6	$V_{VS}+6$	V
Peak voltages on Cxx bootstrap pins relative to BM	V_{CXX}	-0.5	16	V
I/O supply voltage	V_{VIO}	-0.5	5.5	V
Supply voltage (5VOUT)	V_{5VOUT}	-0.5	5.5	V
Logic input voltage	V_I	-0.5	$V_{VIO}+0.5$	V
Maximum current to / from digital pins and analog low voltage I/Os (short time peak current)	I_{IO}		+/-500	mA
Maximum differential input voltage for current amplifier	V_X-V_{SENSEX}		+/-1.5	V
Maximum short time input current for current amplifier	I_{SENSEX}		+/-200	mA
5V regulator output current (internal plus external load)	I_{5VOUT}		30	mA
5V regulator continuous power dissipation $(V_{VSA}-5V) \cdot I_{5VOUT}$	P_{5VOUT}		1	W
12V regulator output current (internal plus external load)	I_{12VOUT}		20	mA
12V regulator continuous power dissipation $(V_{VM}-5V) \cdot I_{5VOUT}$	P_{12VOUT}		0.5	W
Junction temperature	T_J	-50	150	°C
Storage temperature	T_{STG}	-55	150	°C
ESD-Protection for interface pins (Human body model, HBM)	V_{ESDAP}		4	kV
ESD-Protection for handling (Human body model, HBM)	V_{ESD}		1	kV

*) Stray inductivity of power routing will lead to ringing of the supply voltage when driving an inductive load. This ringing results from the fast switching slopes of the driver outputs in combination with reverse recovery of the body diodes of the output driver MOSFETs. Even small trace inductivities as well as stray inductivity of sense resistors can easily generate a few volts of ringing leading to temporary voltage overshoot. This should be considered when working near the maximum voltage.

11 Electrical Characteristics

11.1 Operational Range

Parameter	Symbol	Min	Max	Unit
Junction temperature	T_J	-40	125	°C
Supply voltage for motor and bridge	V_{VS}	10	60	V
Supply voltage VSA	V_{VSA}	10	60	V
Supply voltage for VSA and 12OUT (internal gate voltage regulator bridged)	V_{12VOUT}, V_{VSA}	10	13	V
Lower Supply voltage (reduced spec, short to GND protection not functional), lower limit depending on MOSFETs gate threshold voltage and load current	V_{VS}	8		V
I/O supply voltage	V_{VIO}	3.00	5.25	V

11.2 DC and Timing Characteristics

DC characteristics contain the spread of values guaranteed within the specified supply voltage range unless otherwise specified. Typical values represent the average value of all parts measured at +25°C. Temperature variation also causes stray to some values. A device with typical values will not leave Min/Max range within the full temperature range.

Power Supply Current		DC-Characteristics				
		$V_{VS} = V_{VSA} = 24.0V$				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Total supply current, driver disabled $I_{VS} + I_{VSA}$	I_S	internal clock		11	15	mA
VSA supply current (VS and VSA separated)	I_{VSA}	$f_{CLK}=24MHz$ / internal clock, driver disabled		8		mA
Internal current consumption from 5V supply on VCC pin	I_{VCC}	$f_{CLK}=24MHz$		6		mA
IO supply current (typ. at 5V)	I_{VIO}	no load on outputs, inputs at V_{IO} or GND Excludes pullup / pull-down resistors		15	30	μA

Motor Driver		DC- and Timing-Characteristics				
		$V_{VS} = 24.0V$; $T_j=50^\circ C$				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
RDS _{ON} lowside off driver	R_{ONL}	Gate off		1.0	1.6	Ω
RDS _{ON} highside off driver	R_{ONH}	Gate off		1.3	2.0	Ω
Gate drive current low side MOSFET turning on at 2V V_{GS}	I_{SLPON0}	<i>DRIVESTRENGTH=0</i>		400		mA
	I_{SLPON2}	<i>DRIVESTRENGTH=2</i>		800		mA
	I_{SLPON3}	<i>DRIVESTRENGTH=3</i>		1200		mA
Gate drive current high side MOSFET turning on at 2V V_{GS}	I_{SLPON0}	<i>DRIVESTRENGTH=0</i>		400		mA
	I_{SLPON2}	<i>DRIVESTRENGTH=2</i>		800		mA
	I_{SLPON3}	<i>DRIVESTRENGTH=3</i>		1200		mA
Gate drive current low side MOSFET turning off at 4V V_{GS}	$I_{SLPOFF0}$	<i>DRIVESTRENGTH=0</i>		600		mA
	$I_{SLPOFF2}$	<i>DRIVESTRENGTH=2</i>		1200		mA
	$I_{SLPOFF3}$	<i>DRIVESTRENGTH=3</i>		1800		mA
Gate drive current high side MOSFET turning on at 4V V_{GS}	$I_{SLPOFF0}$	<i>DRIVESTRENGTH=0</i>		600		mA
	$I_{SLPOFF2}$	<i>DRIVESTRENGTH=2</i>		1200		mA
	$I_{SLPOFFN3}$	<i>DRIVESTRENGTH=3</i>		1800		mA
Minimum effective BBM time enforced in individual or singleline mode	t_{BBM0}	Individual LS and HS signals (<i>singleline=0</i>)	30	50	70	ns
Reaction delay time LS/HS input signal change to start of gate driver output change	t_{DLY}	Individual LS and HS signals (<i>singleline=0</i>)	65	85	110	ns
Matching difference of gate driver reaction delay times	$t_{DLYMATCH}$	Individual LS and HS signals (<i>singleline=0</i>)			10	ns

Charge Pump	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Charge pump output voltage	$V_{VCP-V_{VS}}$	operating	$V_{12VOUT} - 2$	$V_{12VOUT} - 1$		V
Charge pump voltage threshold for undervoltage detection	$V_{VCP-V_{VS}}$	rising, using internal 5V regulator voltage	4.5	5.5	6.5	V
Charge pump frequency	f_{CP}			$1/32 f_{CLKOSC}$		

Linear Regulator	DC-Characteristics					
	$V_{VS} = V_{VSA} = 24.0V$					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output voltage	V_{5VOUT}	$T_J = 25^{\circ}C$	4.80	5.0	5.20	V
Deviation of output voltage over the full temperature range	$V_{5VOUT(DEV)}$	drivers disabled $T_J = \text{full range}$		+/-5	+/-50	mV
Deviation of output voltage over the supply voltage	$V_{5VOUT(DEV)}$	drivers disabled, internal clock $T_A = 25^{\circ}C$ $V_{VSA} = 10V \text{ to } 30V$			+/-20	mV / 10V
Output voltage	V_{12VOUT}	operating, internal clock $T_J = 25^{\circ}C$	10.8	11.5	12.2	V

Clock Oscillator and Input	Timing-Characteristics					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Clock oscillator frequency (factory calibrated)	f_{CLKOSC}	$t_J = -50^{\circ}C$		23.4		MHz
	f_{CLKOSC}	$t_J = 50^{\circ}C$	23	24.0	25	MHz
	f_{CLKOSC}	$t_J = 150^{\circ}C$		24.2		MHz
External clock frequency (operating)	f_{CLK}		4	10-25	33	MHz
External clock high / low level time	t_{CLKH} / t_{CLKL}	CLK driven to $0.1 V_{VIO} / 0.9 V_{VIO}$	10			ns
External clock timeout detection in cycles of internal f_{CLKOSC}	t_{CLKH1}	CLK driven high	32		48	cycles f_{CLKOSC}

Short Detection	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Short to GND / Short to VS detector delay (Start of gate switch on to short detected) Including 100ns filtering time	t_{SD0}	<i>FILT_ISENSE=0</i> <i>S2xx_LEVEL=6</i> <i>shortdelay=0</i>	0.5	0.85	1.1	μs
	t_{SD1}	<i>shortdelay=1</i>	1.1	1.6	2.2	μs
Short detector level S2VS (measurement includes drop in sense resistor)	V_{BM}	<i>S2VS_LEVEL=15</i>	1.4	1.56	1.72	V
		<i>S2VS_LEVEL=6</i>	0.55	0.625	0.70	V
Short detector level S2G	$V_S - V_{BM}$	<i>S2G_LEVEL=15</i> <i>VS<52V</i>	1.3	1.56	1.85	V
		<i>S2G_LEVEL=15</i> <i>VS<60V</i>	1.0			V
		<i>S2G_LEVEL=6</i> <i>VS<52V</i>	0.46	0.625	0.85	V
		<i>S2G_LEVEL=6</i> <i>VS<60V</i>	0.20			V

Detector Levels	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
V_{VSA} undervoltage threshold for RESET	V_{UV_VSA}	V_{VSA} rising	3.8	4.2	4.6	V
V_{SVOUT} undervoltage threshold for RESET	V_{UV_SVOUT}	V_{SVOUT} rising		3.5		V
V_{VCC_IO} undervoltage threshold for RESET	V_{UV_VIO}	V_{VCC_IO} rising (delay typ. 10 μs)	2.0	2.2	3.0	V
V_{VCC_IO} undervoltage detector hysteresis	$V_{UV_VIOHYST}$			0.3		V
Overtemperature prewarning 120°C	T_{OTPW}	Temperature rising	100	120	140	°C
Overtemperature shutdown 136 °C	T_{OT136}	Temperature rising		136		°C
Overtemperature shutdown 143 °C	T_{OT143}	Temperature rising		143		°C
Overtemperature shutdown 150 °C	T_{OT150}	Temperature rising	135	150	170	°C

Sense Amplifiers		DC-Characteristics				
		T _j =50°C				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Duration of Disturbance on sense amplifier output after switching event / settling time	t _{SETTLING}	V _{VS} =24V		2	3	μs
		V _{VS} =50V		3	4	μs
Amplification	A _{AMPL}	amplification=0	4.85	5	5.15	V/V
		amplification=1 or 2		10		V/V
		amplification=3		20		V/V
Current amplifier differential input voltage range with V _{OFS} =2.5V	V _{DIFF}	amplification=0	-250		+250	mV
		amplification=1 or 2	-150		+150	mV
		amplification=3	-75		+75	mV
Current amplifier differential input voltage range with V _{OFS} =1.65V	V _{DIFF}	amplification=0	-200		+200	mV
		amplification=1 or 2	-100		+100	mV
		amplification=3	-50		+50	mV
Amplification absolute tolerance	A _{ABSTOL}		-3		+3	%
Amplification matching between channels	A _{MATCH}	Tested at 1/2 full scale	-2		+2	%
Offset voltage variation over input voltage	V _{OFSVAR}	V _{sense} =0V to 50V amplification=0	-10	0	+10	mV
Offset voltage variation over temperature	V _{OFSVART}	-25°C to 85°C amplification=0	-25	0	+25	mV
Current amplifier input voltage range for normal operation	V _{SENSE+} , V _{BM}		-1		V _{VS} +1V	V
Current amplifier output offset voltage with regard to VOFS	V _{OFS}	amplification=0	-130		+130	mV
		amplification=1 or 2	-250		+250	mV
		amplification=3	-500		+500	mV
Current amplifier output voltage range	V _{CUR}		0.1	V _{VOFS} +1.5	V _{SVOUT} -0.1	V
VOFS input voltage range	V _{VOFS}		1.5	1.65V or 2.5V	2.7	V
Sense amplifier output resistance	R _{CUR}		36	56	76	Ω
Sense amplifier output current	I _{CUR}	Swing 250mV to V _{SVOUT} -500mV	-1		+1	mA
Input Resistance VOFS pin	R _{VOFS}		130	165	210	kΩ
Output voltage with VOFS open	V _{VOFS}			V _{SVOUT} /3		V

Digital pins		DC-Characteristics				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input voltage low level	V _{INLO}		-0.3		0.3 V _{VIO}	V
Input voltage high level	V _{INHI}		0.7 V _{VIO}		V _{VIO} +0.3	V
Input Schmitt trigger hysteresis	V _{INHYST}			0.12 V _{VIO}		V
Output voltage low level	V _{OUTLO}	I _{OUTLO} = 2mA			0.2	V
Output voltage high level	V _{OUTH}	I _{OUTH} = -2mA	V _{VIO} -0.2			V
Input leakage current	I _{ILEAK}		-10		10	μA
Pullup / pull-down resistors	R _{PU} /R _{PD}		132	166	200	kΩ
Digital pin capacitance	C			3.5		pF

11.3 Thermal Characteristics

The following table shall give an idea on the thermal resistance of the package. The thermal resistance for a four-layer board will provide a good idea on a typical application. Actual thermal characteristics will depend on the PCB layout, PCB type and PCB size. The thermal resistance will benefit from thicker CU (inner) layers for spreading heat horizontally within the PCB. Also, air flow will reduce thermal resistance.

Parameter	Symbol	Conditions	Typ	Unit
Typical power dissipation	P_D	20kHz chopper, 24V supply, internal supply regulators	<0.5	W
Thermal resistance junction to ambient on a multilayer board	R_{TMJA}	Dual signal and two internal power plane board (2s2p) as defined in JEDEC EIA JESD51-5 and JESD51-7 (FR4, 35 μ m CU, 70mm x 133mm, d=1.5mm)	21	K/W
Thermal resistance junction to board	R_{TJB}	PCB temperature measured within 1mm distance to the package leads	8	K/W
Thermal resistance junction to case	R_{TJC}	Junction temperature to heat slug of package	3	K/W

Table 11.1 Thermal characteristics TQFP48-EP

The thermal resistance in an actual layout can be tested by checking for the heat up caused by the standby power consumption of the chip. When no motor is attached, all power seen on the power supply is dissipated within the chip.

12 Layout Considerations

12.1 Exposed Die Pad

The TMC6200 uses its die attach pad to dissipate heat from the gate drivers and the linear regulator to the board. For best electrical and thermal performance, use a reasonable amount of solid, thermally conducting vias between the die attach pad and the ground plane. The printed circuit board should have a solid ground plane spreading heat into the board and providing for a stable GND reference.

12.2 Wiring GND

All signals of the TMC6200 are referenced to their respective GND. Directly connect all GND pins under the device to a common ground area (GND, GNDP, GNDA and die attach pad). The GND plane right below the die attach pad should be treated as a virtual star point. For thermal reasons, the PCB top layer shall be connected to a large PCB GND plane spreading heat within the PCB.

Attention

Place the TMC6200 near to the MOSFET bridge and sense resistor GND in order to avoid ringing leading to GND differences.

12.3 Supply Filtering


The 5VOUT output voltage ceramic filtering capacitor (2.2 to 4.7 μ F recommended) should be placed as close as possible to the 5VOUT pin, with its GND return going directly to the GNDA pin. This ground connection shall not be shared with other loads or additional vias to the GND plane. Use as short and as thick connections as possible. A 100 nF or larger filtering capacitor should be placed as closely as possible to the VSA pin to ground plane. Provide sufficient filtering capacity near the power bridge MOSFETs, in order to avoid ringing following each switching event. Make sure, that VS does not see excessive voltage spikes caused by bridge operation and place a 100 nF or larger filter capacitor to GND close to the VS pin.

Please carefully read chapters 3.3 and 3.4 to understand the special considerations with regard to layout and component selection for the external MOSFET power bridges.


12.4 Layout Example

Schematic extract of TMC6200-EVAL (TMC6200+MOSFETs shown)


Motor Driver



1- Top Layer (assembly side)



2- Inner Layer (GND)



13 Package Mechanical Data

13.1 Dimensional Drawings TQFP48-EP

Attention: Drawings not to scale.




Figure 13.1 Dimensional drawings TQFP48-EP

Parameter	Ref	Min	Nom	Max
total thickness	A	-	-	1.2
stand off	A1	0.05	-	0.15
mold thickness	A2	0.95	1	1.05
lead width (plating)	b	0.17	0.22	0.27
lead width	b1	0.17	0.2	0.23
lead frame thickness (plating)	c	0.09	-	0.2
lead frame thickness	c1	0.09	-	0.16
body size X (over pins)	D		9.0	
body size Y (over pins)	E		9.0	
body size X	D1		7.0	
body size Y	E1		7.0	
lead pitch	e		0.5	
lead	L	0.45	0.6	0.75
footprint	L1		1 REF	
	Θ	0°	3.5°	7°
	Θ1	0°	-	-
	Θ2	11°	12°	13°
	Θ3	11°	12°	13°
	R1	0.08	-	-
	R2	0.08	-	0.2
	S	0.2	-	-
exposed die pad size X	M	4.9	5	5.1
exposed die pad size Y	N	4.9	5	5.1
package edge tolerance	aaa			0.2
lead edge tolerance	bbb			0.2
coplanarity	ccc			0.08
lead offset	ddd			0.08
mold flatness	eee			0.05

13.2 Package Codes

Type	Package	Temperature range	Code & marking
TMC6200-TA	TQFP-EP48 (RoHS)	-40°C ... +125°C	TMC6200-TA
TMC6200-TA-T	Tape on reel packed products		

14 Disclaimer

TRINAMIC Motion Control GmbH & Co. KG does not authorize or warrant any of its products for use in life support systems, without the specific written consent of TRINAMIC Motion Control GmbH & Co. KG. Life support systems are equipment intended to support or sustain life, and whose failure to perform, when properly used in accordance with instructions provided, can be reasonably expected to result in personal injury or death.

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use.

Specifications are subject to change without notice.

All trademarks used are property of their respective owners.

15 ESD Sensitive Device

The TMC6200 is an ESD sensitive CMOS device sensitive to electrostatic discharge. Take special care to use adequate grounding of personnel and machines in manual handling. After soldering the devices to the board, ESD requirements are more relaxed. Failure to do so can result in defect or decreased reliability.



16 Table of Figures

FIGURE 1.1 STANDALONE APPLICATION USING DIFFERENTIAL SENSING.....	4
FIGURE 1.2 STANDALONE APPLICATION USING SINGLE SHUNT CURRENT SENSING.....	5
FIGURE 1.3 SPI MODE APPLICATION.....	5
FIGURE 2.1 TMC6200-TA PACKAGE AND PINNING TQFP-EP 48 (7X7MM ² BODY, 9X9MM ² WITH LEADS)	7
FIGURE 3.1 STANDARD APPLICATION CIRCUIT.....	10
FIGURE 3.2 EXTERNAL GATE VOLTAGE SUPPLY.....	11
FIGURE 3.3 MILLER CHARGE DETERMINES SWITCHING SLOPE	12
FIGURE 3.4 SLOPES, MILLER PLATEAU AND BLANK TIME (BMx=U V OR W OUTPUT)	13
FIGURE 3.5 BRIDGE PROTECTION OPTIONS FOR POWER ROUTING INDUCTIVITY.....	14
FIGURE 3.6 RINGING OF OUTPUT (GREEN) AND GATE VOLTAGES (YELLOW, BLUE) WITH DRVSTRENGTH=0.....	15
FIGURE 3.7 RINGING OF OUTPUT (GREEN) AND GATE VOLTAGES (YELLOW, BLUE) WITH DRVSTRENGTH=2.....	15
FIGURE 3.8 RINGING OF OUTPUT (GREEN) AND GATE VOLTAGES (YELLOW, BLUE) WITH DRVSTRENGTH=3.....	15
FIGURE 4.1 SPI TIMING.....	19
FIGURE 6.1 PRINCIPLE OF SENSE AMPLIFIER	26
FIGURE 6.2 AMPLIFIER SETTLING AFTER COIL SWITCH EVENT (GREEN: COIL OUTPUT, YELLOW: AMPLIFIER OUTPUT)	27
FIGURE 6.3 OUTPUT CORRECTLY SAMPLED WITH SINE WAVE CURRENT AND 1.66V OFFSET	27
FIGURE 6.4 RANDOM OUTPUT OFFSET AT 20X AMPLIFICATION (YELLOW: OUTPUT, BLUE: VOFS INPUT).....	27
FIGURE 7.1 SHORT DETECTION (U, V OR W OUTPUT)	30
FIGURE 12.1 LAYOUT EXAMPLE	40
FIGURE 13.1 DIMENSIONAL DRAWINGS TQFP48-EP	41

17 Revision History

Version	Date	Author BD= Bernhard Dwersteg	Description
V0.05	2018-APR-22	BD	First version of datasheet based on datasheet TMC6200 V1.0
V0.1	2018-APR-30	BD	First complete version based on preliminary data
V0.11	2018-MAY-09	BD	Offset voltage added to description, added Eval board schematics
V0.12	2018-MAY-29	BD	Minor changes
V0.13	2018-SEP-11	BD	P12VOUT Mnemonic in abs. max. table, tables back to 0.25pt lines
V1.00	2018-OCT-30	BD	Adapted electrical characteristics

Table 17.1 Document Revisions