


www.vishay.com

Vishay Siliconix

EF Series Power MOSFET With Fast Body Diode



PRODUCT SUMMARY				
V _{DS} (V) at T _J max.	650			
R _{DS(on)} typ. (Ω) at 25 °C	$V_{GS} = 10 V$	0.175		
Q _g max. (nC)	32			
Q _{gs} (nC)	9			
Q _{gd} (nC)	7			
Configuration	Single			

FEATURES

- 4th generation E series technology
- Low figure-of-merit (FOM) Ron x Qg
- Low effective capacitance (Co(er))
- · Reduced switching and conduction losses
- Avalanche energy rated (UIS)
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
 - Welding
 - Induction heating
 - Motor drives
 - Battery chargers
 - Solar (PV inverters)

ORDERING INFORMATION			
Package	DPAK (TO-252)		
Lead (Pb)-free and halogen-free	SiHD186N60EF-GE3		

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	600	v	
Gate-source voltage			V _{GS}	± 30	v	
Continuous drain current ($T_{,1} = 150 \ ^{\circ}C$)	V _{GS} at 10 V	T _C = 25 °C T _C = 100 °C	- I _D	19	А	
Continuous drain current $(1) = 150^{\circ}$ C)				12		
Pulsed drain current ^a			I _{DM}	40		
Linear derating factor				1.25	W/°C	
Single pulse avalanche energy ^b			E _{AS}	68	mJ	
Maximum power dissipation			PD	156	W	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C	
Drain-source voltage slope	T _J = 125 °C		dy /dt	70	V/no	
Reverse diode dv/dt ^d		dv/dt	50	V/ns		
Soldering recommendations (peak temperature) ^c	For 10 s			260	°C	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b. V_{DD} = 120 V, starting T_J = 25 °C, L = 28.2 mH, R_q = 25 Ω , I_{AS} = 2.2 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, di/dt = 120 A/µs, starting T_J = 25 °C

COMPLIANT

HALOGEN

FREE



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62	°C/W	
Maximum junction-to-case (drain)	R _{thJC}	-	0.8	0/10	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•		•	•	•	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$		600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	0.62	-	V/°C
Gate-source threshold voltage (N)	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		3.0	-	5.0	V
Onto any laskana		$V_{GS} = \pm 20 V$		-	-	± 100	nA
Gate-source leakage	I _{GSS}	, v	$V_{GS} = \pm 30 \text{ V}$		-	± 1	μA
		V _{DS} =	V _{DS} = 480 V, V _{GS} = 0 V		-	1	μA
Zero gate voltage drain current	I _{DSS}	V _{DS} = 480 V	$V_{DS} = 480 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 \text{ °C}$		-	2	mA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 9.5 A	-	0.175	0.201	Ω
Forward transconductance ^a	g _{fs}	V _{DS} = 10 V, I _D = 9.5 A		-	6.5	-	S
Dynamic							
Input capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 100 V,$ f = 1 MHz		-	1118	-	pF
Output capacitance	C _{oss}			-	50	-	
Reverse transfer capacitance	C _{rss}			-	5	-	
Effective output capacitance, energy related ^a	C _{o(er)}	$V_{DS} = 0$ V to 480 V, $V_{GS} = 0$ V		-	38	-	
Effective output capacitance, time related ^b	C _{o(tr)}			-	242	-	
Total gate charge	Qg			-	21	32	
Gate-source charge	Q _{gs}	V _{GS} = 10 V	V _{GS} = 10 V I _D = 9.5 A, V _{DS} = 480 V	-	9	-	nC
Gate-drain charge	Q _{gd}			-	7	-	1
Turn-on delay time	t _{d(on)}			-	17	34	- ns
Rise time	t _r	V _{DD} =	V _{DD} = 200 V, I _D = 9.5 A,		32	64	
Turn-off delay time	t _{d(off)}	$V_{GS} = 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$		-	24	48	
Fall time	t _f			-	7	14	
Gate input resistance	Rg	f = 1 MHz, open drain		0.2	0.6	1.2	Ω
Drain-Source Body Diode Characteristic	-				•		
Continuous source-drain diode current	۱ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	19	
Pulsed diode forward current	I _{SM}			-	-	40	A
Diode forward voltage	V _{SD}	T _J = 25 °C, I _S = 9.5 A, V _{GS} = 0 V		-	-	1.2	V
Reverse recovery time	t _{rr}	$T_{J} = 25 \text{ °C, } I_{F} = I_{S} = 9.5 \text{ A,}$ di/dt = 100 A/µs, V _R = 400 V		-	113	226	ns
Reverse recovery charge	Q _{rr}			-	0.6	1.2	μC
Reverse recovery current	I _{RRM}			_	11	_	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature





Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



S19-0203-Rev. A, 04-Mar-2019

3

Document Number: 92260

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

S19-0203-Rev. A, 04-Mar-2019

4




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage



Vishay Siliconix




Fig. 12 - Normalized Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform






Fig. 18 - Gate Charge Test Circuit

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000





Peak Diode Recovery dv/dt Test Circuit



a. $V_{GS} = 5$ V for logic level devices

Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92260.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.