20 MBd High CMR Logic Gate Optocouplers

Technical Data

HCPL-2400 HCPL-2430

Features

- High Speed: 40 MBd Typical Data Rate
- High Common Mode Rejection:

HCPL-2400: 10 kV/ μ s at $V_{CM} = 300 \text{ V (Typical)}$

- AC Performance Guaranteed over Temperature
- High Speed AlGaAs Emitter
- Compatible with TTL, STTL, LSTTL, and HCMOS Logic Families
- Totem Pole and Tri State Output (No Pull Up Resistor Required)
- Safety Approval

UL Recognized – 3750 V rms for 1 minute per UL1577 IEC/EN/DIN EN 60747-5-2 Approved with V_{IORM} = 630 V _{peak} (Option 060) for HCPL-2400 CSA Approved

- High Power Supply Noise Immunity
- MIL-PRF-38534 Hermetic Version Available (HCPL-5400/1 and HCPL-5430/1)


Applications


- Isolation of High Speed Logic Systems
- Computer-Peripheral Interfaces
- Switching Power Supplies
- Isolated Bus Driver (Networking Applications)
- Ground Loop Elimination
- High Speed Disk Drive I/O
- Digital Isolation for A/D, D/A Conversion
- Pulse Transformer Replacement


Description

The HCPL-2400 and HCPL-2430 high speed optocouplers combine an 820 nm AlGaAs light emitting diode with a high speed photodetector. This combination results in very high data rate capability and low input current. The totem pole output (HCPL-2430) or three state output (HCPL-2400) eliminates the need for a pull up resistor and allows for direct drive of data buses.

Functional Diagram







| | H TABLE VE LOGIC) | | | | | | | |
|-----|----------------------|--|--|--|--|--|--|--|
| LED | LED OUTPUT | | | | | | | |
| ON | L | | | | | | | |
| OFF | н | | | | | | | |

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

The detector has optical receiver input stage with built-in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional waveshaping. The hysteresis provides differential mode noise immunity and minimizes the potential for output signal chatter.

The electrical and switching characteristics of the HCPL-2400 and HCPL-2430 are guaranteed over the temperature range of 0° C to 70° C.

These optocouplers are compatible with TTL, STTL, LSTTL, and HCMOS logic

families. When Schottky type TTL devices (STTL) are used, a data rate performance of 20 MBd over temperature is guaranteed when using the application circuit of Figure 13. Typical data rates are 40 MBd.

Selection Guide

| 8-Pin DIF | 8-Pin DIP (300 Mil) | | CMR | | | |
|------------------------------|----------------------------|-----------------|---------------------|-------------------------------|--------------------------------------|---------------------|
| Single Channel Package | Dual Channel Package | dV/dt (V/μs) | V _{CM} (V) | Minimum Input On Current (mA) | Maximum Propagation Delay (ns) | Hermetic Package |
| HCPL-2400 | | 1000 | 300 | 4 | 60 | |
| | HCPL-2430 | 1000 | 50 | 4 | 60 | |
| | | 500 | 50 | 6 | 60 | HCPL-540X* |
| | | 500 | 50 | 6 | 60 | HCPL-543X* |
| | | 500 | 50 | 6 | 60 | HCPL-643X* |

^{*}Technical data for the Hermetic HCPL-5400/01, HCPL-5430/31, and HCPL-6430/31 are on separate Agilent publications.

Ordering Information

Specify Part Number followed by Option Number (if desired).


Example:

HCPL-2400#XXX

— 060 = IEC/EN/DIN EN 60747-5-2 V_{IORM} = 630 V _{peak} Option* — 300 = Gull Wing Surface Mount Option — 500 = Tape and Reel Packaging Option


HCPL-2400-XXXE = Lead Free Option

Schematic



TRUTH TABLE (POSITIVE LOGIC)

| LED | ENABLE | OUTPUT |
|-----|--------|--------|
| ON | L | L |
| OFF | L | Н |
| ON | Н | Z |
| OFF | Н | Z |




TRUTH TABLE (POSITIVE LOGIC) LED OUTPUT ON


OFF

^{*}For HCPL-2400 only.

Package Outline Drawings 8-Pin DIP Package (HCPL-2400, HCPL-2430)




8-Pin DIP Package with Gull Wing Surface Mount Option 300 (HCPL-2400, HCPL-2430)




DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Solder Reflow Thermal Profile



Recommended Pb-Free IR Profile



NOTES:

THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX. T_{smax} = 200 °C, T_{smin} = 150 °C

Insulation and Safety Related Specifications

| Parameter | Symbol | Value | Units | Conditions |
|---|--------|-------|-------|--|
| Minimum External Air Gap (External Clearance) | L(101) | 7.1 | mm | Measured from input terminals to output terminals, shortest distance through air. |
| Minimum External Tracking (External Creepage) | L(102) | 7.4 | mm | Measured from input terminals to output terminals, shortest distance path along body. |
| Minimum Internal Plastic Gap (Internal Clearance) | | 0.08 | mm | Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity. |
| Tracking Resistance (Comparative Tracking Index) | CTI | 200 | Volts | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | IIIa | | Material Group (DIN VDE 0110, 1/89, Table 1) |

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

Regulatory Information

The HCPL-24XX has been approved by the following organizations:

VDE

Approved according to VDE 0884/06.92 (Option 060 only).

\mathbf{UL}

Recognized under UL 1577, Component Recognition Program, File E55361.

IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01. (Option 060 only)

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCPL-2400 OPTION 060 ONLY)

| Description | Symbol | Characteristic | Units |
|--|-----------------------|-------------------|----------------------|
| Installation classification per DIN VDE 0110/1.89, Table 1 | | | |
| for rated mains voltage ≤ 300 V rms | | I-IV | |
| for rated mains voltage ≤ 450 V rms | | I-III | |
| Climatic Classification | | 55/85/21 | |
| Pollution Degree (DIN VDE 0110/1.89) | | 2 | |
| Maximum Working Insulation Voltage | V _{IORM} | 630 | V peak |
| Input to Output Test Voltage, Method b* | | 1101 | *** |
| $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1 \text{ sec}$, Partial Discharge < 5 pC | $ m V_{PR}$ | 1181 | V peak |
| Input to Output Test Voltage, Method a* | | | |
| $V_{IORM} \times 1.5 = V_{PR}$, Type and sample test, | V_{PR} | 945 | V peak |
| $t_{\rm m} = 60~{ m sec}$, Partial Discharge $< 5~{ m pC}$ | | | |
| Highest Allowable Overvoltage* | | | |
| (Transient Overvoltage, $t_{ini} = 10 \text{ sec}$) | V_{IOTM} | 6000 | V peak |
| Safety Limiting Values | | | |
| (Maximum values allowed in the event of a failure, | | | |
| also see Figure 12, Thermal Derating curve.) | | | |
| Case Temperature | $T_{\rm S}$ | 175 | $^{\circ}\mathrm{C}$ |
| Input Current | $I_{S,INPUT}$ | 230 | mA |
| Output Power | P _{S,OUTPUT} | 600 | mW |
| Insulation Resistance at T_S , $V_{IO} = 500 \text{ V}$ | R_{S} | ≥ 10 ⁹ | Ω |

^{*}Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-2 for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must ben ensured by protective circuits in application.

Absolute Maximum Ratings

(No derating required up to 70°C)

| Parameter | Symbol | Minimum | Maximum | Units | Note |
|---|---------------------|--------------------|------------------------|---------|------|
| Storage Temperature | T_{S} | -55 | 125 | °C | |
| Operating Temperature | T_{A} | -40 | 85 | °C | |
| Average Forward Input Current | I _{F(AVG)} | | 10 | mA | |
| Peak Forward Input Current | I_{FPK} | | 20 | mA | 12 |
| Reverse Input Voltage | V_{R} | | 2 | V | |
| Three State Enable Voltage (HCPL-2400 Only) | $V_{\rm E}$ | -0.5 | 10 | V | |
| Supply Voltage | $V_{\rm CC}$ | 0 | 7 | V | |
| Average Output Collector Current | I_{O} | -25 | 25 | mA | |
| Output Collector Voltage | V _O | -0.5 | 10 | V | |
| Output Voltage | V _O | -0.5 | 18 | V | |
| Output Collector Power Dissipation (Each Channel) | P _O | | 40 | mW | |
| Total Package Power Dissipation (Each Channel) | P_{T} | | 350 | mW | |
| Lead Solder Temperature (for Through Hole Devices) | 260°C | for 10 sec., 1.6 i | mm below seating | g plane | |
| Reflow Temperature Profile (Option #300) | See | Package Outlin | e Drawings sect | ion | |

Recommended Operating Conditions

| Parameter | Symbol | Minimum | Maximum | Units |
|--|---------------------|---------|--------------|-----------|
| Power Supply Voltage | $V_{\rm CC}$ | 4.75 | 5.25 | V |
| Forward Input Current (ON) | I _{F(ON)} | 4 | 8 | mA |
| Forward Input Voltage (OFF) | V _{F(OFF)} | | 0.8 | V |
| Fan Out | N | | 5 | TTL Loads |
| Enable Voltage (Low) HCPL-2400 Only) | V_{EL} | 0 | 0.8 | V |
| Enable Voltage (High) HCPL-2400 Only) | $V_{\rm EH}$ | 2 | $V_{\rm CC}$ | V |
| Operating Temperature | T_{A} | 0 | 70 | °C |

Electrical Specifications

 $0^{\circ}\!C \leq T_A \leq 70^{\circ}\!C, \ 4.75 \ V \leq V_{CC} \leq 5.25 \ V, \ 4 \ mA \leq I_{F(ON)} \leq 8 \ mA, \ 0 \ V \leq V_{F(OFF)} \leq 0.8 \ V. \ All \ typicals \ at \ T_A = 25^{\circ}\!C, \ V_{CC} = 5 \ V, \ I_{F(ON)} = 6.0 \ mA, \ V_{F(OFF)} = 0 \ V, \ except \ where \ noted. See Note 11.$

| Parameter | Symbol | Device HCPL- | Min. | Тур.* | Max. | Units | Test Conditions | Fig. | Note |
|--|--------------------------------|-----------------|------------|-------|-----------|-------|---|------|------|
| Logic Low Output Voltage | V _{OL} | | | | 0.5 | V | $I_{OL} = 8.0 \text{ mA} (5 \text{ TTL Loads})$ | 1 | |
| Logic High Output Voltage | V _{OH} | | 2.4 2.7 | | | V | $I_{OH} = -4.0 \text{ mA}$ $I_{OH} = -0.4 \text{ mA}$ | 2 | |
| Output Leakage Current | I_{OHH} | | | | 100 | μA | $V_{\rm O} = 5.25 \text{ V}, V_{\rm F} = 0.8 \text{ V}$ | | |
| Logic High Enable Current | V_{EH} | 2400 | 2.0 | | | V | | | |
| Logic Low Enable Voltage | V_{EL} | 2400 | | | 0.8 | V | | | |
| Logic High Enable Current | I_{EH} | 2400 | | | 20 100 | μА | $V_{\rm E} = 2.4 \text{ V}$ $V_{\rm E} = 5.25 \text{ V}$ | | |
| Logic Low Enable Current | I_{EL} | 2400 | | -0.28 | -0.4 | mA | $V_E = 0.4 \text{ V}$ | | |
| Logic Low Supply Current | I _{CCL} | 2400 | | 19 | 26 | mA | $V_{CC} = 5.25 \text{ V}, V_{E} = 0 \text{ V},$ $I_{O} = \text{Open}$ | | |
| | | 2430 | | 34 | 46 | | $V_{CC} = 5.25 \text{ V}, I_{O} = \text{Open}$ | | |
| Logic High Supply Current | I_{CCH} | 2400 | | 17 | 26 | mA | $V_{CC} = 5.25 \text{ V}, V_{E} = 0 \text{ V}, $ $I_{O} = \text{Open}$ | | |
| | | 2430 | | 32 | 42 | | $V_{CC} = 5.25 \text{ V}, I_{O} = \text{Open}$ | | |
| High Impedance State Supply Current | I_{CCZ} | 2400 | | 22 | 28 | mA | $V_{CC} = 5.25 \text{ V}, V_E = 5.25 \text{ V}$ | | |
| High Impedance State | I_{OZL} | 2400 | | | 20 | μА | $V_0 = 0.4 \text{ V}$ $V_E = 2 \text{ V}$ | | |
| Output Current | I_{OZH} | | | | 20 | μΑ | $V_0 = 2.4 \text{ V}$ | | |
| | I_{OZH} | | | | 100 | μА | $V_0 = 5.25 \text{ V}$ | | |
| Logic Low Short Circuit Output Current | I_{OSL} | | | 52 | | mA | $V_{\rm O} = V_{\rm CC} = 5.25 \text{ V},$ $I_{\rm F} = 8 \text{ mA}$ | | 2 |
| Logic High Short Circuit Output Current | I_{OSH} | | | -45 | | mA | $V_{\rm CC} = 5.25 \text{ V}, I_{\rm F} = 0 \text{ mA},$ $V_{\rm O} = {\rm GND}$ | | 2 |
| Input Current Hysteresis | I_{HYS} | | 0.25 | | | mA | $V_{CC} = 5 \text{ V}$ | 3 | |
| Input Forward Voltage | V_{F} | | 1.1 | 1.3 | 1.5 | | $T_A = 25$ °C $I_F = 8$ mA | | |
| | | | 1.0 | | 1.55 | | | 4 | |
| Input Reverse Breakdown Voltage | BV_R | | 3.0 | 5.0 | | V | $T_{A} = 25^{\circ}C$ $I_{R} = 10 \mu A$ | | |
| Temperature Coefficient of Forward Voltage | $rac{\Delta V_F}{\Delta T_A}$ | | | -1.44 | | mV/°C | - | 4 | |
| Input Capacitance | C_{IN} | | | 20 | | pF | $f = 1 \text{ MHz}, V_F = 0 \text{ V}$ | | |

^{*}All typical values at $T_{\!A}$ = 25 °C and $V_{\!CC}$ = 5 V, unless otherwise noted.

Switching Specifications

 $\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C, \ 4.75 \ V \leq V_{CC} \leq 5.25 \ V, \ 4 \ mA \leq I_{F(ON)} \leq 8 \ mA, \ 0 \ V \leq V_{F(OFF)} \leq 0.8 \ V. \ All \ typicals \ at \ T_{A} = 25^{\circ}C, \\ V_{CC} = 5 \ V, \ I_{F(ON)} = 6.0 \ mA, \ V_{F(OFF)} = 0 \ V, \ except \ where \ noted. \ See \ Note \ 11. \end{array}$

| Parameter | Symbol | Device HCPL- | Min. | Typ.* | Max. | Units | Test Conditions | Figure | Note |
|---|---|-----------------|------|--------|------|------------------|--|---------|-------|
| Propagation Delay | t_{PHL} | | | | 55 | ns | $I_{F(ON)} = 7 \text{ mA}$ | 5, 6, 7 | 1, 4, |
| Time to Logic Low Output Level | | | 15 | 33 | 60 | | | | 5, 6 |
| Propagation Delay Time to Logic High | t_{PLH} | | | | 55 | ns | $I_{F(ON)} = 7 \text{ mA}$ | 5, 6, 7 | 1, 4, |
| Output Level | | | 15 | 30 | 60 | | | | 5, 6 |
| Pulse Width | $ \mathbf{t}_{\mathrm{PHL}}\mathbf{-t}_{\mathrm{PLH}} $ | | | 2 | 15 | ns | $I_{F(ON)} = 7 \text{ mA}$ | 5, 8 | 6 |
| Distortion | | | | 5 | 25 | | | | |
| Propagation Delay Skew | t_{PSK} | | | | 35 | ns | Per Notes & Text | 15, 16 | 7 |
| Output Rise Time | $t_{ m r}$ | | | 20 | | ns | | 5 | |
| Output Fall Time | t_{f} | | | 10 | | ns | | 5 | |
| Output Enable Time to Logic High | t_{PZH} | 2400 | | 15 | | ns | | 9, 10 | |
| Output Enable Time to Logic Low | ${ m t_{PZL}}$ | 2400 | | 30 | | ns | | 9, 10 | |
| Output Disable Time from Logic High | ${ m t_{PHZ}}$ | 2400 | | 20 | | ns | | 9, 10 | |
| Output Disable Time from Logic Low | $\mathrm{t_{PLZ}}$ | 2400 | | 15 | | ns | | 9, 10 | |
| Logic High Common Mode Transient Immunity | $ \mathrm{CM_H} $ | | 1000 | 10,000 | | V/µs | $V_{CM} = 300 \text{ V}, T_{A} = 25 ^{\circ}\text{C},$ $I_{F} = 0 \text{ mA}$ | 11 | 9 |
| Logic Low Common Mode Transient Immunity | $ \mathrm{CM_L} $ | | 1000 | 10,000 | | V/µs | $V_{CM} = 300 \text{ V}, T_{A} = 25 ^{\circ}\text{C},$ $I_{F} = 4 \text{ mA}$ | 11 | 9 |
| Power Supply Noise Immunity | PSNI | | | 0.5 | | V _{p-p} | $V_{CC} = 5.0 \text{ V},$ $48 \text{ Hz} \le = F_{AC} \le 50 \text{ MHz}$ | | 10 |

^{*}All typical values at $T_{\!A}$ = 25°C and $V_{\!C\!C}$ = 5 V, unless otherwise noted.

Package Characteristics

| Parameter | Sym. | Device | Min. | Typ.* | Max. | Units | Test Conditions | Fig. | Note |
|---------------------|--------------------------|--------|------|-----------|------|-------|-----------------------------|------|-------|
| Input-Output | V _{ISO} | | 3750 | | | V rms | RH ≤ 50%, | | 3, 13 |
| Momentary | | | | | | | t = 1 min., | | |
| Withstand Voltage** | | | | | | | $T_A = 25$ °C | | |
| Input-Output | R _{I-O} | | | 10^{12} | | Ω | $V_{I-O} = 500 \text{ Vdc}$ | | 3 |
| Resistance | | | | | | | | | |
| Input-Output | $C_{\text{I-O}}$ | | | 0.6 | | pF | f = 1 MHz | | |
| Capacitance | | | | | | | $V_{I-O} = 0 \text{ Vdc}$ | | |
| Input-Input | I_{I-I} | 2430 | | 0.005 | | μΑ | RH ≤ 45% | | 8 |
| Insulation Leakage | | | | | | | t = 5 s | | |
| Current | | | | | | | $V_{I-I} = 500 \text{ Vdc}$ | | |
| Resistance | $R_{	ext{I-I}}$ | 2430 | | 10^{11} | | Ω | $V_{I-I} = 500 \text{ Vdc}$ | | 8 |
| (Input-Input) | | | | | | | | | |
| Capacitance | $\mathrm{C}_{	ext{I-I}}$ | 2430 | | 0.25 | | pF | f = 1 MHz | | 8 |
| (Input-Input) | | | | | | | | | |


^{*}All typical values are at $T_A = 25$ °C.


Notes:

- 1. Each channel.
- 2. Duration of output short circuit time not to exceed 10 ms.
- 3. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- $4.\ t_{PHL}$ propagation delay is measured from the 50% level on the rising edge of the input current pulse to the $1.5\ V$ level on the falling edge of the output pulse. The t_{PLH} propagation delay is measured from the 50% level on the falling edge of the input current pulse to the $1.5\ V$ level on the rising edge of the output pulse.
- The typical data shown is indicative of what can be expected using the application circuit in Figure 13.

- 6. This specification simulates the worst case operating conditions of the HCPL-2400 over the recommended operating temperature and $V_{\rm CC}$ range with the suggested application circuit of Figure 13.
- 7. Propagation delay skew is discussed later in this data sheet.
- 8. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- 9. Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_{\rm O} > 2.0$ V. Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_{\rm O} < 0.8$ V).
- 10. Power Supply Noise Immunity is the peak to peak amplitude of the ac ripple voltage on the $V_{\rm CC}$ line that the device will withstand and still remain in the desired logic state. For desired logic high state, $V_{\rm OH(MIN)} > 2.0$ V, and for desired logic low state, $V_{\rm OL(MAX)} < 0.8$ V.
- 11. Use of a 0.1 µF bypass capacitor connected between pins 8 and 5 adjacent to the device is required.
- 12. Peak Forward Input Current pulse width $<50~\mu s$ at 1 KHz maximum repetition rate.
- 13. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500~V$ rms for one second (leakage detection current limit, $I_{\rm LO} \leq 5~\mu A)$. This test is performed before the 100% Production test shown in the IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics Table, if applicable.

^{**}The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or Agilent Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.









Figure 1. Typical Logic Low Output Voltage vs. Logic Low Output Current.

Figure 2. Typical Logic High Output Voltage vs. Logic High Output Current.

Figure 3. Typical Output Voltage vs. Input Forward Current.








Figure 5. Test Circuit for $t_{PLH},\,t_{PHL},\,t_{r},$ and $t_{f^{*}}$




Figure 6. Typical Propagation Delay vs. Ambient Temperature.




Figure 7. Typical Propagation Delay vs. Input Forward Current.




Figure 8. Typical Pulse Width Distortion vs. Ambient Temperature.




Figure 9. Test Circuit for $t_{\text{PHZ}},\,t_{\text{PZH}},\,t_{\text{PLZ}}$ and $t_{\text{PZL}}.$




Figure 11. Test Diagram for Common Mode Transient Immunity and Typical Waveforms.




Figure 10. Typical Enable Propagation Delay vs. Ambient Temperature.




Figure 12. Thermal Derating Curve, **Dependence of Safety Limiting Value** with Case Temperature per IEC/EN/ DIN EN 60747-5-2.

^{*}MUST BE LOCATED < 1 cm FROM DEVICE UNDER TEST.
**SEE NOTE 6.
† C_L IS APPROXIMATELY 15 pF, WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE.

Applications




Figure 13. Recommended 20 MBd HCPL-2400/30 Interface Circuit.




Figure 14. Alternative HCPL-2400/30 Interface Circuit.




Figure 15. Illustration of Propagation Delay Skew – t_{PSK} .




Figure 16. Parallel Data Transmission Example.




Figure 17. Modulation Code Selections.




Figure 18. Typical HCPL-2400/30 Output Schematic.

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 5).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t_{PSK}, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will

determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 15, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL} , and the longest propagation delay, either t_{PLH} or t_{PHL} .

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 16 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signals are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 16 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of

the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice $t_{\rm PHZ}$. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-2400/30 optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.

Application Circuit

A recommended LED drive circuit is shown in Figure 13. This circuit utilizes several techniques to minimize the total pulse-width distortion at the output of the optocoupler. By using two inverting TTL gates connected in series, the inherent pulse-width distortion of each gate cancels the distortion of the other gate. For best results, the two series-connected gates should be from the same package.

The circuit in Figure 13 also uses techniques known as prebias and peaking to enhance the performance of the optocoupler LED. Prebias is a small forward voltage applied to the LED when the LED is off. This small prebias voltage partially charges the junction capacitance of the LED, allowing the LED to turn on more quickly. The speed of the LED is further increased by applying



momentary current peaks to the LED during the turn-on and turn-off transitions of the drive current. These peak currents help to charge and discharge the capacitances of the LED more quickly, shortening the time required for the LED to turn on and off.

Switching performance of the HCPL-2400/30 optocouplers is not sensitive to the TTL logic family used in the recommended drive circuit. The typical and worst-case switching parameters given in the data sheet can be met

using common 74LS TTL inverting gates or buffers. Use of faster TTL families will slightly reduce the overall propagation delays from the input of the drive circuit to the output of the optocoupler, but will not necessarily result in lower pulse-width distortion or propagation delay skew. This reduction in overall propagation delay is due to shorter delays in the drive circuit, not to changes in the propagation delays of the optocoupler; optocoupler propagation delays are not affected by the speed of the logic used in the drive circuit.

www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or

(916) 788-6763

Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939 Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Copyright © 2005 Agilent Technologies, Inc.

Obsoletes 5989-0777EN

February 28, 2005


5989-2131EN



942-285

20 M BAUD HIGH CMR LOGIC GATE OPTOCOUPLER

HCPL-2400 HCPL-2411




Features

- HIGH SPEED: 40 MBd TYPICAL DATA RATE
- HIGH COMMON MODE REJECTION
- HCPL-2400 = 50 V_{CM}
- HCPL-2411 = 300 V_{CM}
- AC PERFORMANCE GUARANTEED OVER TEMPERATURE
- COMPATIBLE WITH TTL, STTL, LSTTL, AND HCMOS LOGIC FAMILIES
- NEW, HIGH SPEED AIGaAs EMITTER
- THREE STATE OUTPUT (NO PULL-UP RESISTOR REQUIRED)
- HIGH POWER SUPPLY NOISE IMMUNITY
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF U.L. (FILE NO. E55361) FOR DIELECTRIC WITHSTAND PROOF TEST VOLTAGES OF 1440 Vac, 1 MINUTE AND 2500 Vac, 1 MINUTE (OPTION 010).
- HCPL-5400/1 COMPATIBILITY

Applications

- ISOLATION OF HIGH SPEED LOGIC SYSTEMS
- COMPUTER-PERIPHERAL INTERFACES
- ISOLATED BUS DRIVER (NETWORKING APPLICATIONS)
- SWITCHING POWER SUPPLIES
- GROUND LOOP ELIMINATION
- HIGH SPEED DISK DRIVE I/O
- DIGITAL ISOLATION FOR A/D, D/A CONVERSION
- PULSE TRANSFORMER REPLACEMENT



Description

The HCPL-2400/11 high speed optocouplers combine an 820 nm AlGaAs photon emitting diode with a high speed photon detector. This combination results in very high data rate capability and low input current. The three state output eliminates the need for a pull-up resistor and allows for direct drive of data buses. The hysteresis provides typically 0.25 mA of differential mode noise immunity and minimizes the potential for output signal chatter. Improved power supply rejection minimizes the need for special power supply bypassing precautions.

The electrical and switching characteristics of the HCPL-2400/11 are guaranteed over the temperature range of 0°C to 70°C.

The HCPL-2400/11 are compatible with TTL, STTL, LSTTL and HCMOS logic families. When Schottky type TTL devices (STTL) are used, a data rate performance of 20 MBd over temperature is guaranteed when using the application circuit of Figure 13. Typical data rates are 40 MBd.

Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
|-----------------------|----------|------|------|-----------|
| Power Supply Voltage | Vcc | 4.75 | 5.25 | Volts |
| Input Current (High) | IF (ON) | -4 | 8 | mA · |
| Input Voltage (Low) | VF (OFF) | - | 0.8 | Volts |
| Enable Voltage (Low) | VEL | 0 | 0.8 | Volts |
| Enable Voltage (High) | VEH | 2.0 | Vcc | Voits |
| Operating Temperature | TA | 0 | 70° | °C |
| Fan Out | N | | 5 | TTL Loads |

Absolute Maximum Ratings (No derating required up to 85°C)

| Parameter | Symbol | Mín. | Max. | Units | Note |
|------------------------------------|----------------|------------------|-----------------|-------|------|
| Storage Temperature | Ts | -55 | 125 | °C | 1100 |
| Operating Temperature | TA | 0 | 85 | °C | +- |
| Lead Solder Temperature | 260°C | for 10 s. (1.6 m | m below seating | | +- |
| Average Forward Input Current | l _F | | 10.0 | mA | |
| Peak Forward Input Current | İFPK | | 20.0 | mA | + |
| Reverse Input Voltage | VR | | 3.0 | V | 9 |
| Supply Voltage | Vcc | - 0 | 7.0 | V | + |
| Three State Enable Voltage | VE | -0.5 | 10.0 | V | +- |
| Average Output Collector Current | lo | -25.0 | 25.0 | mA | |
| Output Collector Voltage | Vo | -0.5 | 10.0 | V | |
| Output Collector Power Dissipation | Po | | 40.0 | mW | - |

Electrical Characteristics

For 0° C \leq T_A \leq 70° C, 4.75 V \leq V_{CC} \leq 5.25 V, 4 mA \leq I_{F(ON)} \leq 8 mA, 2.0 V \leq V_{EH} \leq 5.25, 0 V \leq V_{EL} \leq 0.8 V, 0 V \leq V_{F(OFF)} \leq 0.8 V except where noted. All Typicals at T_A = 25° C, V_{CC} = 5 V, I_{F(ON)} = 5.0 mA, V_{F(OFF)} = 0 V except where noted.

| Parameter | Symbol V _{OL} | Min. | Тур. | Max. 0.5 | Units Volts | Test Conditions | | Figure | Tara. |
|--|------------------------|------|----------------|-------------|----------------|--|---|----------|-------|
| Logic Low Output Voltage | | | | | | IoL = 8.0 mA (5 TTI | Loads) | rigure | INOTE |
| Logic High Output Voltage | Voн | 2.4 | | | Volts | I _{OH} = -4.0 mA | = | 2 | _ |
| Output Leakage Current | Тонн | | | 100 | μА | Vo = 5.25 V | VF=0.8 V | - | - |
| Logic High Enable Voltage | VEH | 2.0 | | | Volts | 10 0,20 | 1 77-0.0 7 | + | - |
| Logic Low Enable Voltage | VEL | | | 8.0 | Volts | | | - | |
| Logic High Enable Current | IEH | | | 20 | μΑ | V _E = 2.4 V V _E = 5.25 V | | | |
| | | | | 100 | μА | | | 4 | |
| Logic Low Enable Current | IEL | | -0.28 | -0.4 | mA | V _E = 0.4V | | | |
| Logic Low Supply Current | Iccu | | 19 | 26 | mA | Vcc = 5.25 V | | | |
| Logic High Supply Current | Іссн | | 17 | 26 | mA | V _E = 0 V | | <u> </u> | |
| High Impedance State | Iccz | | 22 | 28 | mA | Vcc = 5.25 V VE = 5.25 V | | | |
| Supply Current | | | | | | | | | |
| High Impedance State Output Current | lozi | | | 20 | μА | V _O = 0.4V | V _E = 2 V | | |
| | lozh | | | 20 | μА | Vo = 2.4 V | VE=2V | | |
| | lozn | | | 100 | μА | Vo = 5.25 V | 1 | | |
| Logic Low Short Circuit Output Current | losu | | 52 | | mA | $V_0 = V_{CC} = 5.25 \text{ V}$ | I _F = 8 mA | | 1 |
| Logic High Short Circuit Output Current | losh | | -45 | | mA | Vcc = 5.25 V | Ir = 0 mA, Vo = GND | | 1. |
| Input Current Hysteresis | leys | | 0.25 | | mΑ | Vcc = 5 V | | 3 | |
| Input Forward Voltage | VF | 1.1 | 1.3 | 1.5 | Volts | IF = 5 mA, T _A = 25° C | | 4 | |
| Input Reverse Breakdown Voltage | VR | 3.0 | 5.0 | | Volts | In = 10 μA, T _A = 25°C | | 7 | |
| Input Diode Temperature Coefficient | 7/VF | | -1.44 | | mV/°C | I _F = 5 mA | | | |
| | ΔΤ _Α | | | | "" | | | 4 | |
| Input-Output Insulation | 1-0 | | | 1 | | 450/ DULL 5 | | | |
| | ru | | | ' | μА | 45% RH, t = 5s, V _{I-O} = 3kVdc, T _A = 25°C | | | 2,8 |
| Option 010 | Viso | 2500 | | | VRMS | $RH \le 50\%$, $t = 1 \text{ min}$ | | | 10 |
| Input-Output Resistance | :Ri-o | | 1012 | | ohms | V _{I-O} = 500 VDC | | - | 2 |
| Input-Output Capacitance | Ci-a | | 0.6 | | pF | $f = 1 \text{ MHz, } V_{I-O} = 0 \text{ V dc}$ | | - | |
| Input Capacitance | Cin | | 20 | | pF | f = 1 MHz, V _F = 0V, Pins 2 and 3 | | | 2. |

SWITCHING Characteristics

 $_{0}^{\circ}$ C \leq TA \leq 70° C, 4.75 V \leq V_{CC} \leq 5.25 V, 0.0 V \leq V_{EN} \leq 0.8 V. 4 mA \leq IF \leq 8.0 mA. All Typicals V_{CC} = 5 V, TA = 25° C, I_F = 5.0 mA except where noted.

| Parameter | Symbol | | Min. | Тур. | Max. | Units | Test Condition | 19 | Figure | Note |
|--|--------------------|------|------|--------|------|------------------|---|--|---------|------|
| Propagation Delay Time to Logic Low Output Level | t _{PHL} | | | | 55 | ns | I _{F(ON)} = 7.0 mA | | 5, 6, 7 | 4 |
| | | | 15 | 33 | 60 | ns | | | 5, 6, 7 | 3 |
| Propagation Delay Time to Logic High Output Level | [†] PLH | | | | 55 | ns | I _{F(ON)} = 7.0 mA | | 5, 6, 7 | 4 |
| | | | 15 | 30 | 60 | ns | | | 5, 6, 7 | 3 |
| Pulse Width Distortion | tpHL-tpLH | | | 2 | 15 | ns | I _{F(ON)} = 7.0 mA | | 5, 8 | 4 |
| | | | | 3 | 25 | ns | | | 5, 8 | |
| Channel Distortion | ΔtpHL | | | 8 | 25 | ns | | | 5 | 5 |
| | ΔtpLH | | | 8 | 25 | ns | | | 5 | 5 |
| Output Rise Time | ±- | | | 20 | | пз | | | 5 | |
| Output Fall Time | tę | | | 10 | | ns | | | 5 | |
| Output Enable Time to Logic High | t _{PZH} | | | 15 | | ns | | | 9, 10 | |
| Output Enable Time to Logic Low | t _{PZL} | | | 30 | | ns | | | 9, 10 | |
| Output Disable Time from Logic High | t _{PHZ} | | | 20 | | ns | | | 9, 10 | |
| Output Disable Time from Logic Low | tpLZ | | | 15 | | ns | | | 9, 10 | |
| Logic High Common Mode Transient Immunity | CM _H | 2400 | 1000 | 10,000 | | V/μs | V _{CM} = 50 V | $T_A = 25^{\circ}C, I_F = 0$ | 11, 12 | 6 |
| | | 2411 | 1000 | | | V/μs | V _{CM} = 300 V | | | |
| Logic Low Common Mode Transient Immunity | [CM _L] | 2400 | 1000 | 10,000 | | V/μs | V _{CM} = 50 V | T _A =25°C, I _F =4 mA | 11, 12 | 6 |
| | | 2411 | 1000 | | | V/μs | V _{CM} = 300 V | | 11, 12 | 0 |
| Power Supply Noise Immunity | PSNI | | | 0.5 | | V _{p-p} | $V_{CC} = 5.0 \text{ V}, 48 \text{ Hz} \le F_{AC} \le 50 \text{ MHz}$ | | | 7 |

Notes:

- 1. Duration of output short circuit time not to exceed 10 ms.
- 2. Device considered a two terminal device: pins 1-4 shorted together, and pins 5-8 shorted together.
- 3. tphL propagation delay is measured from the 50% level on the rising edge of the input current pulse to the 1.5 V level on the falling edge of the output pulse. The tplh propagation delay is measured from the 50% level on the falling edge of the input current pulse to the 1.5 V level on the rising edge of the output pulse.
- 4. This specification simulates the worst case operating conditions of the HCPL-2400/11 over the recommended operating temperature and Vcc range with the suggested applications circuit of Figure 13.
- Channel distortion describes the worst case variation of propagation delay from one part to another at identical operating conditions.
- 6. CM_H is the maximum slew rate of common mode voltage that can be sustained with the output voltage in the logic high state (V_{O(MIN)} > 2.0 V). CM_L is the maximum slew rate of common mode voltage that can be sustained with the output voltage in the logic low state (V_{O(MAX)} < 0.8 V).</p>
- 7. Power Supply Noise Immunity is the peak to peak amplitude of the ac ripple voltage on the VCC line that the device will withstand and still remain in the desired logic state. For desired logic high state, VOH(MIN) > 2.0 V, and for desired logic low state, VOL(MAX) < 0.8 volts.</p>
- This is a proof test. This rating is equally validated by a 2500 V ac, 1 second test per UL E55 361.
- 9. Peak Forward Input Current pulse width < 50 μs at 1 KHz maximum repetition rate.
- 10. See Option 010 data sheet for more information.




Figure 1. Typical Logic Low Output Voltage vs. Logic Low Output Current




Figure 2. Typical Logic High Output Voltage vs. Logic High Output Current




Figure 3. Typical Output Voltage vs. Input Forward Current





Figure 4. Typical Diode Input Forward Current Characteristic






Figure 5. Test Circuit for t_{PLH} , t_{PHL} , t_{r} , and t_{f}




Figure 6. Typical Propagation Delay vs. Ambient Temperature




Figure 7. Typical Propagation Delay vs. Input Forward Current




Figure 8. Typical Pulse Width Distortion vs. Ambient Temperature




Figure 9. Test Circuit for t_{PHZ} , t_{PZH} , t_{PLZ} and t_{PZL} .





Figure 10. Typical Enable Propagatio Delay vs. Ambient Temperature



*MUST BE LOCATED < 1 cm FROM DEVICE UNDER TEST.
**SEE NOTE 6.
*C_ IS APPROXIMATELY 15 pF, WHICH INCLUDES PROBE AND
STRAY WIRING CAPACITANCE.

Figure 11. Test Diagram for Common Mode Transient Immunity and Typical Waveforms




Figure 12. Typical Common Mode Transient Immunity vs. Common Mode Transient Voltage

Applications




Figure 13. Recommended 20 MBd HCPL-2400/11 Interface Circuit




Figure 14. Alternative HCPL-2400/11 Interface Circuit




Figure 15. Typical Pulse Width Distortion vs. Input Driver Logic Family




Figure 16. Modulation Code Selections

Data Rate, Pulse-Width Distortion, and Channel Distortion Definitions

In the world of data communications, a bit is defined as the smallest unit of information a computer operates with. A bit is either a Logic 1 or Logic 0, and is interpreted by a number of coding schemes. For example, a bit can be represented by one symbol through the use of NRZ code, or can contain two symbols in codes such as Biphase or Manchester (see Figure 16). The bit rate capability of a system is expressed in terms of bits/second (b/s) and the symbol rate is expressed in terms of Baud (symbols/second). For NRZ code, the bit rate capability equals the Baud capability because the code contains one symbol per bit of information. For Biphase and Manchester codes, the bit rate capability is equal to one half of the Baud capability, because there are two symbols per bit.

Propagation delay is a figure of merit which describes the finite amount of time required for a system to translate information from input to output when shifting logic levels. Propagation delay from low to high (tplh) specifies the amount of time required for a system's output to change from a Logic 0 to a Logic 1, when given a stimulus at the input. Propagation delay from high to low (tphl) specifies the amount of time required for a system's output to change from a Logic 1 to a Logic 0, when given a stimulus at the input (see Figure 5).

When tp_H and tpHL differ in value, pulse width distortion results. Pulse width distortion is defined as $|t_{PHL}-t_{PLH}|$ and determines the maximum data rate capability of a distortion-limited system. Maximum pulse width distortion on the order of 20–30% is typically used when specifying the maximum data rate capabilities of systems. The exact figure depends on the particular application (RS-232, PCM, T-1, etc.).

Channel distortion, (ΔtpHL, ΔtpLH), describes the worst case variation of propagation delay from device to device at identical operating conditions. Propagation delays tend to shift as operating conditions change, and channel distortion specifies the uniformity of that shift. Specifying a maximum value for channel distortion is helpful in parallel data transmission applications where the synchronization of signals on the parallel lines is important.

The HCPL-2400/11 optocouplers offer the advantages of specified propagation delay (tplh, tphl), pulse-width distortion (|tplh-tphl|), and channel distortion ($\Delta tplh$, $\Delta tphl$) over temperature, input forward current, and power supply voltage ranges.

Applications Circuits

A recommended application circuit for high speed operation is shown in Figure 13. Due to the fast current switching capabilities of Schottky family TTL logic (74STTL), data rates of 20 MBd are achievable from 0 to 70°C. the 74S04 totem-pole driver sources current to series-drive the input of the HCPL-2400/11 optocoupler. The 348 Ω resistor limits the LED forward current. The 30 pF speed-up capacitor assists in the turn-on and turn-off of the LED, increasing the data rate capability of the circuit. On the output side, the following logic can be directly driven by the output of the HCPL-2400/11 since a pull-up resistor is not required. If desired, a non-inverting buffer may be substituted on either the input or the output side to change the circuit function from Y = A to Y = A. This circuit satisfies all recommended operating conditions.

An alternative circuit is shown in Figure 14, which utilizes a 74S05 open-collector inverter to shunt-drive the HCPL-2400/11 optocoupler. This circuit also satisfies all recommended operating conditions.

The HCPL-2400/11 optocouplers are compatible with other logic familes, such as TTL, LSTTL, and HCMOS. However, the output drive capabilities of Schottky family devices greatly exceed those associated with TTL, LSTTL, and HCMOS logic families, and are recommended in high data rate (20 MBd) applications where fast drive current transitions are required to operate the HCPL-2400/11 with minimum pulse-width distortion.




Figure 17. Typical HCPL-2400/11 Output Schematic