

## S26HS256T/S26HS512T/S26HS01GT S26HL256T/S26HL512T/S26HL01GT

256-Mb (32-MB)/512-Mb (64-MB 1-Gb (128-MB), ĤS-T (1.8-V)/HL-T (3.0-V), Semper<sup>®</sup> Flash with HyperBus™ Interface

#### **Device Overview**

#### **Architecture**

- Cypress 45-nm MirrorBit<sup>®</sup> technology that stores two data bits in each memory array cell
- Sector Architecture options
  - Uniform: Address space consists of all 256 KB Sectors □ Hybrid
    - Configuration 1: Address space consists of thirty-two 4 KB sectors grouped either on the top or the bottom while the remaining sectors are all 256 KB
    - · Configuration 2: Address space consists of thirty-two 4 KB sectors equally split between top and bottom while the remaining sectors are all 256 KB
- Page Programming buffer of 256 or 512 bytes
- OTP Secure Silicon Region (SSR) of 1024 bytes (32 × 32 bytes)

#### Interface

- HyperBus™ Interface
  - □ JEDEC eXpanded SPI (JESD251) compliant
  - □ DDR option runs up to 400 MBps (200 MHz clock speed)
  - □ Supports Data Strobe (DS) to simplify the read data capture in high-speed systems
- Legacy (x1) SPI (1S-1S-1S)
  - □ JEDEC eXpanded SPI (JESD251) compliant
  - □ SDR option runs up to 21 MBps (166 MHz clock speed)
- Semper Flash with HyperBus Interface devices support default boot in Legacy SPI (x1) or HyperBus Interface (x8)

#### **Highlights**

- Safety Features
  - □ Functional Safety with the Industry's first ISO26262 ASIL B compliant and ASIL D ready NOR flash
  - □ EnduraFlex™ Architecture provides High-Endurance and Long Retention Partitions
  - □ Interface CRC detects errors on communication interface between host controller and Semper™ Flash device
  - Data Integrity CRC detects errors in memory array
  - ☐ SafeBoot reports device initialization failures, detects configuration corruption, and provides recovery options
  - ☐ Built-in Error Correcting Code (ECC) corrects Single-bit Error and detects Double-bit Error (SECDED) on memory array data
  - □ Sector Erase Status indicator for power loss during erase

- Protection Features
  - Advanced Sector Protection for individual memory array sector based protection
- AutoBoot enables immediate access to the memory array following power-on
- Hardware Reset through CS# Signaling method (JEDEC) AND individual RESET# pin

#### Identification

- Serial Flash Discoverable Parameters (SFDP) describing device functions and features
- Device Identification, Manufacturer Identification and Unique Identification

#### **Data Integrity**

- 256 Mb Devices
- ☐ Minimum 640,000 Program-Erase Cycles for the Main array
- 512 Mb Devices
  - ☐ Minimum 1,280,000 Program-Erase Cycles for the Main array
- 1 Gb Devices
  - ☐ Minimum 2,560,000 Program-Erase Cycles for the Main arrav
- All Devices
  - □ Minimum 300,000 Program-Erase Cycles for the 4 KB Sectors
- Minimum 25 Years Data Retention

#### Supply Voltage

- 1.7-V to 2.0-V (HS-T)
- 2.7-V to 3.6-V (HL-T)

#### **Grade/Temperature Range**

- Industrial (-40 °C to +85 °C)
- Industrial Plus (-40 °C to +105 °C)
- Automotive AEC-Q100 Grade 3 (-40 °C to +85 °C)
- Automotive AEC-Q100 Grade 2 (-40 °C to +105 °C)
- Automotive AEC-Q100 Grade 1 (-40 °C to +125 °C)

#### **Packages**

- 256 Mb and 512 Mb:
  - □ 24-ball BGA 6 × 8 mm
- 1 Gb:
- □ 24-ball BGA 8 × 8 mm

**Cypress Semiconductor Corporation** 198 Champion Court San Jose, CA 95134-1709 Document Number: 002-23879 Rev. \*A Revised July 08, 2019



## **Performance Summary**

### **Maximum Read Rates**

Transaction	Initial Access Latency (Cycles)	Clock Rate (MHz)	MBps
SPI Read	0	50	6.25
SPI Fast Read	10	166	20.75
HyperBus Read DDR (HS-T)	16	200	400
HyperBus Read DDR (HL-T)	14	166	332

## **Typical Program and Erase Rates**

Operation	KBps
256B Page Programming (4 KB Sector / 256 KB Sector)	595 / 533
512B Page Programming (4 KB Sector / 256 KB Sector)	753 / 898
256 KB Sector Erase	331
4 KB Sector Erase	95


## **Typical Current Consumption**

Operation	HL-T Current (mA)	HS-T Current (mA)	
SDR Read 50 MHz	10	10	
DDR Read (HyperBus)	75 (166 MHz)	156 (200 MHz)	
Program	50	50	
Erase	50	50	
Standby (HS-T)	0.014	0.011	
Deep Power Down (HS-T)	0.0022	0.0013	

Document Number: 002-23879 Rev. \*A Page 2 of 9



## **Pinout and Signal Description**



#### Note

Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be compromised if the package body is exposed to temperatures above 150 °C for prolonged periods of time.



**Table 1. Signal Description** 

Symbol	Туре	Mandatory / Optional	Description	
CS#	Input	Mandatory	Chip Select (CS#). All bus transactions are initiated with a HIGH to LOW transition on CS# and terminated with a LOW to HIGH transition on CS#. Driving CS# LOW enables the device, placing it in the Active mode. When CS# is driven HIGH, the device enters Standby mode, unless an internal embedded operation is in progress. All other input pins are ignored and the output pins are put in HIGH impedance state.	
CK, CK# <sup>[2, 3]</sup>	Input	Mandatory	Clock (CK, CK#). Clock provides the timing of the serial interface. Single ended and differential clock modes are offered. Transactions are latched either on the rising edge of CK signal (single ended) or on the crossing of the CK and CK# signals (differential). In Legacy (×1) SPI interface, command, address and data inputs are latched on rising edge of the clock, and data is output on the falling edge of the clock. In HyperBus (×8) interface, for single ended clock, command, address and data input are latched with respect to the rising and falling edge of the CK. In differential clock mode, command, address and data inputs are latched with respect to the crossing of CK and CK#.  Differential Clock. CK and CK# are used.  Single Ended: CK is used (CK# is not used and can be left floating).	
DS	Output	Mandatory	<b>Read Data Strobe (DS)</b> . DS is used for data read operations only and indicates output data valid for HyperBus interface. During a read transaction while CS# is LOW, DS toggles to synchronize data output until CS# goes HIGH. Output data during read transactions are edge aligned with DS.	
DQ[7:0]	Input/Output	Mandatory	Serial Data (DQ[7:0]). Bidirectional signals that transfer command, address and data information.  Legacy (x1) SPI Interface: DQ[0] is an input (SI) and DQ[1] is an output (SO).  HyperBus (x8) Interface: DQ[7:0] are input and output.	
RESET#	Input (Weak Pull-up)	Optional	<b>Hardware Reset (RESET#)</b> . When Low, the device will self initialize and return to the array read state. DS and DQ[7:0] are placed into the High-Z state when RESET# is Low. RESET# includes a weak pull-up, meaning, if RESET# is left unconnected it will be pulled up to the High state.	
INT#	Output (Open Drain)	Optional	<b>System Interrupt (INT#)</b> . When LOW, the device is indicating that an internal event has occurred. This signal is intended to be used as a system level interrupt for the device to indicate that an on-chip event has occurred. INT# is an open-drain output.	
RSTO#	Output (Open Drain)	Optional	Reset Output (RSTO#). RSTO# is an open-drain output used to indicate when a POR is occurring within the device and can be used as a system level reset signal. Upon completion of the internal POR the RSTO# signal will transition from Low to high impedance after a user defined timeout period has elapsed. Upon transition to the high impedance state the external pull-up resistance will pull RSTO# High and the device immediately is placed into the Standby state. Transactions are blocked when RSTO# is LOW. During this period, the device cannot be selected, will not accept any transactions, and does not drive outputs other than RSTO#.	
V <sub>CC</sub>	Power Supply	Mandatory	Core Power Supply	
V <sub>CCQ</sub>	Power Supply	Mandatory	Input / Output Power Supply	
$V_{SS}$	Ground Supply	Mandatory	Core Ground	
$V_{SSQ}$	Ground Supply	Mandatory	Input / Output Ground	
DNU	_	_	Do Not Use.	

- The clock is not required to be free running.
   CK and CK# are not true differential signals. They are compliment signals. Care must be taken to ensure system level terminations are properly designed in.

Document Number: 002-23879 Rev. \*A Page 4 of 9



## **General Description**

The Cypress Semper™ Flash family of products are high-speed CMOS, MirrorBit NOR flash devices that are compliant with the JEDEC JESD251 eXpanded SPI (xSPI) specification. Semper Flash is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.

Semper Flash with HyperBus Interface devices support both the HyperBus Interface as well as Legacy (x1) SPI. Both interfaces serially transfer transactions reducing the number of interface connection signals. SPI supports SDR whereas HyperBus supports DDR.

The HyperBus interface (DDR) transfers two data bytes per clock cycle on the data (DQ) signals. A read or program/write access consists of a series of 16-bit wide, one clock cycle data transfers at the internal HyperFlash core and two corresponding 8-bit wide, one-half-clock-cycle data transfers on the DQ signals. Both data and command/address information are transferred in DDR fashion over the 8-bit data bus. The clock input signals are used for signal capture by Semper Flash when receiving command/address/data information on the DQ signals. The Read Data Strobe (DS) is an output from Semper Flash that indicates when data is being transferred from the memory. DS is referenced to the rising and falling edges of CK during the data transfer portion of read operations. Command/address/write-data values are center aligned with the clock edges and read-data values are edge aligned with the transitions of DS.

Read and program/write operations to Semper Flash are burst oriented. Read transactions can be specified to use either a wrapped or linear burst. During wrapped operation, accesses start at a selected location and continue for a configured number of locations in a group wrap sequence. During linear operation accesses start at a selected location and continue in a sequential manner until the read operation is terminated, when CS# returns HIGH. Write transactions transfer one or more16-bit values.

Each random read accesses a 32-Byte length and aligned set of data called a page. Each page consists of a pair of 16-Byte aligned groups of array data called half-pages. Half-pages are aligned on 16-Byte address boundaries. A read access requires two clock cycles to define the target half-page address and the burst type, then an additional initial latency. During the initial latency period the third clock cycle will specify the starting address within the target half-page. After the initial data value has been output, additional data can be read from the Page on subsequent clock cycles in either a wrapped or linear manner. When configured in linear burst mode, while a page is being burst out, the device will automatically fetch the next sequential page from the MirrorBit flash memory array. This simultaneous burst output while fetching from the array allows for a linear sequential burst operation that can provide a sustained output of 400/333 MBps data rate [1-Byte (8-bit data bus) \*2 (Data on both clock edges) \*200/166 MHz = 400/333 MBps]

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4 KBs or 256 KBs).

Semper Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256 KB sector array, or a hybrid configuration 1 array where thirty-two 4 KB sectors are either at the top or at the bottom while the remaining sectors are all 256 KB, or a hybrid configuration 2 array where the thirty-two 4 KB sectors are equally split between the top and the bottom while the remaining sectors are all 256 KB.

The Page Programming Buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.




Figure 2. Logic Block Diagram

# CYPRESS' EMBEDDED IN TOMORROW

## S26HS256T/S26HS512T/S26HS01GT S26HL256T/S26HL512T/S26HL01GT

The Semper Flash family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the Embedded Algorithm Controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related Embedded Algorithms.

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of Embedded Algorithms (EA). The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.

In addition to the mandatory signals CS#, CK, SI/DQ0, SO/DQ1, DQ [7:2] and DS, the Semper Flash devices also include optional signals CK#, RESET#, INT# and RSTO#. When RESET# transitions from LOW to HIGH the device returns to the default state that occurs after an internal power-on reset (POR). The Data Strobe (DS) is synchronized with the output data during read transactions enabling host system to capture data at high clock frequency operation. The INT# is an open-drain output can provide an interrupt to the HyperFlash master to indicate when the HyperFlash transitions from busy to ready at the end of a program or erase operation or to indicate the detection of an ECC error during read. The RSTO# is an open-drain output used to indicate when a POR is occurring within the device and can be used as a system level reset signal. Upon completion of the internal POR the RSTO# signal will transition from LOW to HIGH impedance after a user defined timeout period has expired. Upon transition to the HIGH impedance state, the external pull-up resistance will pull RSTO# HIGH and the device immediately is placed into the Standby state

EnduraFlex™ Architecture provides system designers the ability to customize Semper Flash's endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

Semper Flash devices support error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.

Semper Flash devices have built-in diagnostic features providing the host system with the device status.


- Program and Erase Operation: Reporting of program or erase success, failure and suspend statuses
- Error Detection and Correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data Integrity Check: Error detection over memory array contents
- Interface CRC: Error detection over interface transactions
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- Sector Erase Status: Reporting of erase success or failure status per sector
- Sector Erase Counter: Counts the number of erase cycles per sector

Document Number: 002-23879 Rev. \*A



## Ordering Information

The ordering part number is formed by a valid combination of the following:



Register for the Semper Access Program and get access to datasheets, application notes, models, software, and evaluation kits.

#### Note

4. See Packing and Packaging Handbook on www.cypress.com for further information.

Page 8 of 9



## **Document History Page**

Document Title: S26HS256T/S26HS512T/S26HS01GT/S26HL256T/S26HL512T/S26HL01GT, 256-Mb (32-MB)/512-Mb (64-MB)/1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper<sup>®</sup> Flash with HyperBus<sup>™</sup> Interface Document Number: 002-23879

Rev.	ECN No.	Submission Date	Description of Change
**	6169693	05/09/2018	New data sheet.
*A	6616129	07/08/2019	Changed status from Preliminary to Final. Updated Document Title to read as "S26HS256T/S26HS512T/S26HS01GT/S26HL256T/S26HL512T/S26HL01GT, 256-Mb (32-MB)/512-Mb (64-MB)/1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper <sup>®</sup> Flash with HyperBus™ Interface". Added S26HS256T, S26HL256T parts related information in all instances across the document. Updated to new template.

Document Number: 002-23879 Rev. \*A



## Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2018–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthrorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. High-Risk Device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Devi

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-23879 Rev. \*A Revised July 08, 2019 Page 9 of 9