

ON Semiconductor®

# FDME820NZT

# N-Channel PowerTrench<sup>®</sup> MOSFET 20 V, 9 A, 18 m $\Omega$

#### **Features**

- Max  $r_{DS(on)}$  = 18 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 9 A
- Max  $r_{DS(on)}$  = 24 m $\Omega$  at  $V_{GS}$  = 2.5 V,  $I_D$  = 7.5 A
- Max  $r_{DS(on)} = 32 \text{ m}\Omega$  at  $V_{GS} = 1.8 \text{ V}$ ,  $I_D = 7 \text{ A}$
- Low profile: 0.55 mm maximum in the new package MicroFET 1.6x1.6 **Thin**
- Free from halogenated compounds and antimony oxides
- HBM ESD protection level >2.5 kV (Note3)
- RoHS Compliant





## **General Description**

This Single N-Channel MOSFET has been designed using ON Semiconductor's advanced Power Trench process to optimize the  $r_{DS(ON)}$  @ VGS = 1.8 V on special MicroFET leadframe.

## **Applications**

- Li-Ion Battery Pack
- Baseband Switch
- Load Switch
- DC-DC Conversion





MicroFET 1.6x1.6 Thin

## **MOSFET Maximum Ratings** T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Paramet		Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			20	V
$V_{GS}$	Gate to Source Voltage			±12	V
	Drain Current -Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	9	۸
'D	-Pulsed			40	A
В	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C	(Note 1a)	2.1	W
$P_{D}$	Power Dissipation for Single Operation $T_A = 25 ^{\circ}\text{C}$ (Note 1b)			0.7	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperate		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	70	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	190	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
8T	FDME820NZT	MicroFET 1.6x1.6 <b>Thin</b>	7 "	8 mm	5000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter Test Conditions		Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		20		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	0.5	0.8	1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		-3		mV/°C
	Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 9 \text{ A}$		14	18	mΩ
		$V_{GS} = 2.5 \text{ V}, I_D = 7.5 \text{ A}$		17	24	
r <sub>DS(on)</sub>		$V_{GS} = 1.8 \text{ V}, I_D = 7 \text{ A}$		26	32	
		$V_{GS} = 4.5 \text{ V}, I_D = 9 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$		19	24	

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 40.V V 0.V	865	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1  MHz	203	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 101112	190	pF
R <sub>n</sub>	Gate Resistance		1.0	Ω

## **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		9	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 4 A	5	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 2 \Omega$	19	ns
t <sub>f</sub>	Fall Time		5	ns
Qg	Total Gate Charge	$V_{DD} = 4.2 \text{ V}, I_D = 3 \text{ A}, V_{GS} = 4.3 \text{ V}$	8.0	nC
Qg	Total Gate Charge	$V_{DD} = 4.2 \text{ V}, I_D = 3 \text{ A}, V_{GS} = 4.5 \text{ V}$	8.5	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	V 40.V I 0.A	1.4	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 9 A	3.2	nC

#### **Drain-Source Diode Characteristics**


V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 1.6 \text{ A}$	(Note 2)	0.7	1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = 9 \text{ A}$	(Note 2)	8.0	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	IF = 9 A. di/dt = 100 A/us		18		ns
Q <sub>rr</sub>	Reverse Recovery Charge	IF = 9 A, di/dt = 100 A/ds		4		nC

#### Notes

<sup>1.</sup> R<sub>0JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



 a. 70 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 190 °C/W when mounted on a minimum pad of 2 oz copper.

<sup>2.</sup> Pulse Test: Pulse Width < 300  $\mu s,\,$  Duty cycle < 2.0%.

<sup>3.</sup> The diode connected between the gate and source serves only as protection ESD. No gate overvoltage rating is implied.

## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 12. Single Pulse Maximum Power Dissipation

# **Typical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted








Figure 13. Junction-to-Ambient Transient Thermal Response Curve

## **Dimensional Outline and Pad Layout**










RECOMMENDED LAND PATTERN OPT 1



RECOMMENDED LAND PATTERN OPT 2

#### NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative