MOSFET, N-Channel, POWERTRENCH®

80 V, 80 A, 4.5 m Ω

FDWS86368-F085

Features

- Typical $R_{DS(on)} = 3.7 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)}$ = 57 nC at V_{GS} = 10 V, I_D = 80 A
- UIS Capability
- Wettable Flanks for Automatic Optical Inspection (AOI)
- AEC-Q101 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant


Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems



ON Semiconductor®

www.onsemi.com





DFN8 5.1x6.3, 1.27P CASE 506DW

MARKING DIAGRAM

O \$Y&Z&3&K FDWS86368

\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code FDWS86368 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

MOSFET MAXIMUM RATINGS (T_J = 25°C, Unless otherwise noted)

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-to-Source Voltage	80	V	
V_{GS}	Gate-to-Source Voltage	±20	V	
I _D	Drain Current —Continuous (V _{GS} = 10 V) (Note 1)	T _C = 25°C	80	А
	-Pulsed	T _C = 25°C	See Figure 4	
E _{AS}	Single Pulse Avalanche Energy	(Note 2)	82	mJ
P _D	Power Dissipation		214	W
	Derate Above 25°C		1.43	W/°C
TJ, T _{STG}	Operating and Storage Temperature		-55 to +175	°C
ReJC	Thermal Resistance, Junction to Case		0.7	°C/W
RθJA	Maximum Thermal Resistance, Junction to Ambient	(Note 3)	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Current is limited by bondwire configuration.
 Starting T_J = 25°C, L = 40 μH, I_{AS} = 64 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
 ReJA is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. Reuc is guaranteed by design, while Reua is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping [†]
FDWS86368	FDWS86368-F085	DFN8 5.1x6.3, 1.27P (Pb-Free)	3000 units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D


ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Units
OFF CHAF	RACTERISTICS						
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80			V
I _{DSS}	Drain-to-Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$	/, T _J = 25°C			1	μΑ
	Current	V _{DS} = 80 V, V _{GS} = 0 V, T _J = 175°C (Note 4)				1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V				±100	nA
ON CHAR	ACTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		2.0	3.0	4.0	V
R _{DS(on)}	Drain to Source On Resistance	B 7 66 7 9			3.7	4.5	mΩ
				7.4	9.0	1	
YNAMIC	CHARACTERISTICS					•	
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ $f = 1 \text{ MHz}$			4350		pF
C _{oss}	Output Capacitance				636		pF
C _{rss}	Reverse Transfer Capacitance				20		pF
R _g	Gate Resistance				2.5		Ω
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V	$V_{DD} = 64 \text{ V}, I_D = 80 \text{ A}$		57	75	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 V to 2 V	1		8		nC
Q _{gs}	Gate-to-Source Gate Charge		ĺ		23		nC
Q _{gd}	Gate-to-Drain "Miller" Charge				11		nC
WITCHIN	IG CHARACTERISTICS						-
t _{on}	Turn-On Time	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ A},$	V_{GS} = 10V, R_{GEN} = 6 Ω			60	ns
t _{d(on)}	Turn-On Delay				23		ns
t _r	Rise Time				22		ns
t _{d(off)}	Turn-Off Delay				32		ns
t _f	Fall Time				13		ns
t _{off}	Turn-Off Time					59	ns
RAIN-SC	DURCE DIODE CHARACTERISTI	cs					
V _{SD}	Source-to-Drain Diode Voltage	V _{GS} = 0 V, I _{SD} = 80 A V _{GS} = 0 V, I _{SD} = 40 A				1.25 1.2	V
t	Reverse–Recovery Time	$I_F = 80 \text{ A}, \Delta I_{SD}/\Delta t = 100 \text{ A/}\mu\text{s}, V_{DD} = 64 \text{ V}$			58	75	ns
Q _{rr}	Reverse-Recovery Charge	1	ľ		49	67	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at $T_J = 175^{\circ}$ C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



200 CURRENT LIMITED $V_{GS} = 10V$ 175 BY PACKAGE € 150 CURRENT LIMITED BY SILICON ID, DRAIN CURRENT 125 100 75 50 25 O 75 100 125 150 175 T_C, CASE TEMPERATURE(°C) 25 200

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS




Figure 11. R_{DSON} vs. Gate Voltage




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature





Figure 16. Single Pulse Maximum Power Dissipation

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



DOCUMENT NUMBER:	98AON13746G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5.1x6.3, 1.27P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative