<u>MOSFET</u> – P-Channel,

FQD3P50 -500 V, 4.9 Ω, -2.1 A

Description

This P-Channel enhancement mode power MOSFET is produced using ON Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

Features

- $-2.1 \text{ A}, -500 \text{ V}, R_{DS(on)} = 4.9 \Omega \text{ (Max.)} @ V_{GS} = -10 \text{ V},$ $I_D = -1.05 \text{ A}$
- Low Gate Charge (Typ. 18 nC)
- Low Crss (Typ. 9.5 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_C = 20°C unless otherwise noted)

Symbol	Parameter	Value	Unit	
V _{DSS}	Drain-Source Voltage	-500	V	
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)	-2.1 -1.33	А	
I _{DM}	Drain Current – Pulsed (Note 1)	-8.4	Α	
V _{GSS}	Gate-Source Voltage	±30	V	
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	250	mJ	
I _{AR}	Avalanche Current (Note 1)	-2.1	Α	
E _{AR}	Repetitive Avalanche Energy (Note 1)	5.0	mJ	
dv/dt	Peak Diode Recovery dv/dt (Note 3)	-4.5	V/ns	
P _D	Power Dissipation (T _A = 25°C) (Note 4)	2.5	W	
	Power Dissipation (T _C = 25°C) – Derate above 25°C	50 0.4	W W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C	
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. L = 102 mH, $I_{AS} = -2.1$ A, $V_{DD} = -50$ V, $R_G = 25 \Omega$, Starting $T_J = 25^{\circ}$ C. 3. $I_{SD} \le -2.7$ A, $di/dt \le 200$ A/ms, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}$ C.
- 4. When mounted on the minimum pad size recommended (PCB Mount).




ON Semiconductor®


www.onsemi.com



DPAK3 CASE 369AS



MARKING DIAGRAM



\$Y = ON Semiconductor Logo

&7 = Assembly Code

= Date Code (Year and Week) &3

= Lot Code

FQD3P50 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FQD3P50	DPAK3 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	FQD3P50	Unit
RеJC	Thermal Resistance, Junction-to-Case, Max.	2.5	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient, Max. (Note 5)	50	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient, Max.	110	°C/W

^{5.} When mounted on the minimum pad size recommended (PCB Mount).

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Characteristic	Test Conditions	Min	Тур	Max	Unit
OFF CHARAC	CTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \text{ mA}$	-500	-	-	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250$ mA, Referenced to 25°C	-	0.42	_	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -500 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	μΑ
		$V_{DS} = -400 \text{ V}, T_{C} = 125^{\circ}\text{C}$	_	_	-10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	_	_	-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	100	nA
ON CHARAC	TERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \text{ mA}$	-3.0	_	-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -1.05 \text{ A}$	-	3.9	4.9	Ω
9FS	Forward Transconductance	$V_{DS} = -50 \text{ V}, I_D = -1.05 \text{ A}$	_	2.1	-	S
DYNAMIC CH	ARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	-	510	660	pF
C _{oss}	Output Capacitance		_	70	90	pF
C _{rss}	Reverse Transfer Capacitance		-	9.5	12	pF
SWITCHING (CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -250 \text{ V}, I_D = -2.7 \text{ A},$	-	12	35	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$ (Note 6)	-	56	120	ns
t _{d(off)}	Turn-Off Delay Time		-	35	80	ns
t _f	Turn-Off Fall Time		-	45	100	ns
Q_g	Total Gate Charge	$V_{DS} = -400 \text{ V}, I_{D} = -2.7 \text{ A}, V_{GS} = -10 \text{ V} $ (Note 6)	-	18	23	nC
Q_{gs}	Gate-Source Charge		-	3.6	-	nC
Q_gd	Gate-Drain Charge		-	9.2	-	nC
DRAIN-SOUF	RCE DIODE CHARACTERISTICS AND I	MAXIMUM RATINGS				
IS	Maximum Continuous Drain-Source Did	Maximum Continuous Drain-Source Diode Forward Current		-	-2.1	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	-8.4	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -2.1 \text{ A}$	-	-	-5.0	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_S = -2.7 \text{ A,}$ $dI_F / dt = 100 \text{ A/ms}$	_	270	_	ns
Q _{rr}	Reverse Recovery Charge		_	1.5	_	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Essentially independent of operating temperature.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variant vs.
Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CURVES (CONTINUED)




Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On–Resistance Variation vs.
Temperature




Figure 9. Maximum Safe Operation Area

Figure 10. Maximum Drain Current vs.

Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Body Diode Recovery dv/dt

QFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

DPAK3 (TO-252 3 LD) CASE 369AS **ISSUE O DATE 30 SEP 2016** 6.73 6.35 5,46 5.55 MIN-6.50 MIN 6.40 Ċ 0.25 MAX PLASTIC BODY STUB MIN DIODE PRODUCTS VERSION (0.59)-1.25 MIN 0.89 ⊕ 0.25 M AM C 2.29 2.28 4.56 4.57 LAND PATTERN RECOMMENDATION NON-DIODE PRODUCTS VERSION В 2.39 SEE 2.18 4.32 MIN NOTE D 0.58 0.45 5.21 MIN 10.41 9.40 SEE DETAIL A 2 3 NON-DIODE PRODUCTS VERSION DIODE PRODUCTS VERSION ○ 0.10 B 0,51 **GAGE PLANE** NOTES: UNLESS OTHERWISE SPECIFIED 0.61 0.45 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, (1.54)ISSUE C, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONING AND TOLERANCING PER 10°



1 78

1,40

(2.90)

0.127 MAX

DETAIL A

SEATING PLANE

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ASME Y14.5M-2009.

CORNERS OR EDGE PROTRUSION.

F) DIMENSIONS ARE EXCLUSSIVE OF BURSS,

MOLD FLASH AND TIE BAR EXTRUSIONS.

D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED

E TRIMMED CENTER LEAD IS PRESENT ONLY FOR DIODE PRODUCTS

G) LAND PATTERN RECOMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative