

DM74LS166

8-Bit Parallel-In/Serial-Out Shift Registers


General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading,

serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Connection Diagram

Dual-In-Line Package



Order Number DM74LS166WM or DM74LS166N See Package Number M16B or N16A

Function Table

Inputs						Internal		Output
Clear	Shift/	Clock	Clock	Serial	Parallel	Outputs		Q _H
	Load	Inhibit			AH	Q _A	Q _B	
L	Х	Х	Х	Х	Х	L	L	L
н	X	L	L	X	×	Q_{A0}	Q_{B0}	Q _{H0}
н	L	L	1	X	ah	а	b	h
н	Н	L	1	Н	×	Н	Q_{An}	Q_{Gn}
Н	Н	L	1	L	×	L	Q_{An}	Q_{Gn}
Н	X	Н	1	X	×	Q_{A0}	Q_{B0}	Q _{H0}

- H = High Level (steady state), L = Low Level (steady state)
- X = Don't Care (any input, including transitions)
- ↑ = Transition from low to high level
- a...h = The level of steady-state input at inputs A through H, respectively
- $Q_{A0},\,Q_{B0},\,Q_{H0} = \text{The level of }Q_{A},\,Q_{B},\,Q_{H},\,\text{respectively, before the indicated steady-state input conditions were established}$
- Q_{An}, Q_{Gn}, = The level of Q_A, Q_G, respectively, before the most recent ↑ transition of the clock

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage Operating Free Air Temperature Range DM74LS

Storage Temperature Range

0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Para		DM74LS166			
		Min	Nom	Max	1	
V _{cc}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage)	2			V
V _{IL}	Low Level Input Voltage			0.8	V	
I _{OH}	High Level Output Curre			-0.4	mA	
I _{OL}	Low Level Output Curre			8	mA	
f _{CLK}	Clock Frequency (Note 2	2)	0		25	MHz
	Clock Frequency (Note:	0		20	MHz	
t _W	Pulse Width (Note 7)	Clock	20			ns
		Clear	20			
t _{SU}	Setup Time (Note 7)	Mode	30			ns
		Data	20			
t _H	Hold Time (Note 7)		0			ns
T _A	Free Air Operating Temperature		0		70	°C

7V

7V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
				(Note 4)		
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA			-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	2.7	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max		0.35	0.5	
	Voltage	V _{IL} = Max, V _{IH} = Min				V
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max, V _I = 7V			0.1	mA
	Input Voltage					
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V			20	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			-0.4	mA
I _{os}	Short Circuit	V _{CC} = Max	-20		-100	mA
	Output Current	(Note 5)				
I _{CC}	Supply Current	V _{CC} = Max (Note 6)		22	38	mA

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 2 $k\Omega$, T_A = 25°C and V_{CC} = 5V.

Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 6: With all outputs open, 4.5V applied to the serial input, all other inputs except the CLOCK grounded, I_{CC} is measured after a momentary ground, then 4.5V is applied to the CLOCK.


Note 7: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C

		From (Input) To (Output)	$R_L = 2 k\Omega$				
Symbol	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock		25		20		MHz
	Frequency						
t _{PLH}	Propagation Delay Time	Clock to	8	35		38	ns
	Low to High Level Output	Output					
t _{PHL}	Propagation Delay Time	Clock to	8	35		41	ns
	High to Low Level Output	Output					
t _{PHL}	Propagation Delay Time	Clear to	6	30		36	ns
	High to Low Level Output	Output					

Parameter Measurement Information





Test Table for Synchronous Inputs

Data Input for Test	Shift/Load	Output Tested (See Note C)
Н	0V	Q _H at T _{N+1}
Serial Input	4.5V	Q _H at T _{N+8}

Note A:The clock pulse has the following characteristics: $t_{W(clock)} \ge 20$ ns and PRR = 1 MHz. The clear pulse has the following characteristics: $t_{W(clear)} \ge 20$ ns and $t_{HOLD} = 0$ ns. When testing t_{MAX} , vary the clock PRR.


Note B:A clear pulse is applied prior to each test.

Note C:Propagation delay times $(t_{PLH}$ and $t_{PHL})$ are measured at t_{n+1} . Proper shifting of data is verified at t_{n+8} with a functional test.

Note D: $t_n = t_{PL}$ bit time before clocking transition


 t_{n+1} = bit time after one clocking transition t_{n+8} = bit time after eight clocking transitions **Note E:**V_{REF} = 1.3V.


Logic Diagram



Timing Diagram

Typical Clear, Shift, Load, Inhibit and Shift Sequences





LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 8 141-35-0

English Tel: +44 (0) 1 793-85-68-56

Italy Tel: +39 (0) 2 57 5631

Fax: +852 2314-0061

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

www.fairchildsemi.com