

# **USB7206**

## 6-Port USB 3.1 Gen 2 Controller Hub

## **Highlights**

- · 6-Port USB Smart Hub with:
  - Five Standard USB 3.1 Gen 2 downstream ports
  - One Standard USB 2.0 downstream port
  - Internal Hub Feature Controller device which enables:
    - USB to I<sup>2</sup>C/SPI/I<sup>2</sup>S/GPIO bridge endpoint support
    - USB to internal hub register write and read
- USB Link Power Management (LPM) support
- USB-IF Battery Charger revision 1.2 support on downstream ports (DCP, CDP, SDP)
- Enhanced OEM configuration options available through either OTP or SPI ROM
- Available in 100-pin (12mm x 12mm) VQFN RoHS compliant package
- Commercial and industrial grade temperature support

## **Target Applications**

- · Standalone USB Hubs
- Laptop Docks
- · PC Motherboards
- PC Monitor Docks
- · Multi-function USB 3.1 Gen 2 Peripherals

### **Key Benefits**

- USB 3.1 Gen 2 compliant 10 Gbps, 5 Gbps, 480 Mbps, 12 Mbps, and 1.5 Mbps operation
  - 5V tolerant USB 2.0 pins
  - 1.21V tolerant USB 3.1 Gen 2 pins
  - Integrated termination and pull-up/down resistors
- Supports battery charging of most popular battery powered devices on all ports
  - USB-IF Battery Charging rev. 1.2 support (DCP, CDP, SDP)
  - Apple® portable product charger emulation
  - Chinese YD/T 1591-2006/2009 charger emulation
  - European Union universal mobile charger support
  - Supports additional portable devices
- · On-chip Microcontroller
  - manages I/Os, VBUS, and other signals
- 96kB RAM, 256kB ROM
- 8kB One-Time-Programmable (OTP) ROM
  - Includes on-chip charge pump
- Configuration programming via OTP ROM, SPI external memory, or SMBus

- USB Bridging
  - USB to I2C, SPI, I2S, and GPIO
- PortSwap
  - Configurable USB 2.0 differential pair signal swap
- PHYBoost
  - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense
  - Programmable USB receive sensitivity
- PortSplit
  - USB 2.0 and USB 3.1 Gen 2 port operation can be split for custom applications using embedded USB 3.x devices in parallel with USB 2.0 devices
- Compatible with Microsoft Windows 10, 8, 7, XP, Apple OS X 10.4+, and Linux hub drivers
- Optimized for low-power operation and low thermal dissipation
- 100-pin VQFN package (12mm x 12mm)

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 1.0 PREFACE

# 1.1 General Terms

TABLE 1-1: GENERAL TERMS

Term	Description
ADC	Analog-to-Digital Converter
Byte	8 bits
CDC	Communication Device Class
CSR	Control and Status Registers
DFP	Downstream Facing Port
DWORD	32 bits
EOP	End of Packet
EP	Endpoint
FIFO	First In First Out buffer
FS	Full-Speed
FSM	Finite State Machine
GPIO	General Purpose I/O
HS	Hi-Speed
HSOS	High Speed Over Sampling
Hub Feature Controller	The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session.
I <sup>2</sup> C	Inter-Integrated Circuit
LS	Low-Speed
Isb	Least Significant Bit
LSB	Least Significant Byte
msb	Most Significant Bit
MSB	Most Significant Byte
N/A	Not Applicable
NC	No Connect
OTP	One Time Programmable
PCB	Printed Circuit Board
PCS	Physical Coding Sublayer
PHY	Physical Layer
PLL	Phase Lock Loop
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.
SDK	Software Development Kit
SMBus	System Management Bus
UFP	Upstream Facing Port
UUID	Universally Unique IDentifier
WORD	16 bits

## 1.2 Buffer Types

TABLE 1-2: BUFFER TYPES

Buffer Type	Description
1	Input.
IS	Input with Schmitt trigger.
O12	Output buffer with 12 mA sink and 12 mA source.
OD12	Open-drain output with 12 mA sink
PU	$50~\mu\text{A}$ (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.
	Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.
	Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
I/O-U	Analog input/output defined in USB specification.
I-R	RBIAS.
Α	Analog.
Р	Power pin.

#### 1.3 Reference Documents

- 1. Universal Serial Bus Revision 3.1 Specification, http://www.usb.org
- 2. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 3. PC-Bus Specification, Version 1.1, http://www.nxp.com/documents/user\_manual/UM10204.pdf
- 4. \$\beta Specification, \( \text{https://www.sparkfun.com/datasheets/BreakoutBoards/I2SBUS.pdf} \)
- 5. System Management Bus Specification, Version 1.0, <a href="http://smbus.org/specs">http://smbus.org/specs</a>

**Note:** Additional USB7206 resources can be found on the Microchip USB7206 product page at www.microchip.com/USB7206.

#### 2.0 INTRODUCTION

#### 2.1 General Description

The Microchip USB7206 hub is a low-power, OEM configurable, USB 3.1 Gen 2 hub controller with 6 downstream ports and advanced features for embedded USB applications. The USB7206 is fully compliant with the Universal Serial Bus Revision 3.1 Specification and USB 2.0 Link Power Management Addendum. The USB7206 supports 10 Gbps Super-Speed+ (SS+), 5 Gbps Super-Speed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream devices on five standard USB 3.1 Gen 2 downstream ports and only legacy speeds (HS/FS/LS) on one standard USB 2.0 downstream port.

The USB7206 supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub controller that is the culmination of seven generations of Microchip hub feature controller design and experience with proven reliability, interoperability, and device compatibility. The SuperSpeed hub controller operates in parallel with the USB 2.0 controller, decoupling the 10/5 Gbps SS+/SS data transfers from bottlenecks due to the slower USB 2.0 traffic.

The USB7206 enables OEMs to configure their system using "Configuration Straps." These straps simplify the configuration process assigning default values to USB 3.1 Gen 2 ports and GPIOs. OEMs can disable ports, enable battery charging and define GPIO functions as default assignments on power up removing the need for OTP or external SPI ROM.

The USB7206 supports downstream battery charging. The USB7206 integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB7206 provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:


- DCP: Dedicated Charging Port (Power brick with no data)
- CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A[USB 2.0]/0.9A[USB 3.1] with data)

Additionally, the USB7206 includes many powerful and unique features such as:

The Hub Feature Controller, an internal USB device dedicated for use as a USB to I<sup>2</sup>C/SPI/GPIO interface that allows external circuits or devices to be monitored, controlled, or configured via the USB interface.

**PortSwap**, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost**, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in a compromised system environment.




**VariSense**, which controls the Hi-Speed USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

**Port Split**, which allows for the USB 3.1 Gen 2 and USB 2.0 portions of downstream ports 3, 4, and 5 to operate independently and enumerate two separate devices in parallel in special applications.

The USB7206 can be configured for operation through internal default settings. Custom OEM configurations are supported through external SPI ROM or OTP ROM. All port control signal pins are under firmware control in order to allow for maximum operational flexibility and are available as GPIOs for customer specific use.

The USB7206 is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges. An internal block diagram of the USB7206 in an upstream Type-B application is shown in Figure 2-1.


FIGURE 2-1: USB7206 INTERNAL BLOCK DIAGRAM - UPSTREAM TYPE-B APPLICATION



#### 3.0 PIN DESCRIPTIONS

#### 3.1 Pin Assignments

FIGURE 3-1: USB7206 100-VQFN PIN ASSIGNMENTS



**Note:** Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load.

Pin Num	Pin Name	Pin Num	Pin Name
1	RESET_N	51	PF10
2	PF30/VBUS_DET	52	PF11
3	PF31	53	VDD33
4	NC	54	PF12
5	USB2DN_DP1/PRT_DIS_P1	55	VCORE
6	USB2DN_DM1/PRT_DIS_M1	56	PF13
7	USB3DN_TXDP1	57	PF14
8	USB3DN_TXDM1	58	PF15
9	VCORE	59	PF16
10	USB3DN_RXDP1	60	PF17
11	USB3DN_RXDM1	61	PF18
12	NC	62	VDD33
13	NC	63	TEST1
14	USB2DN_DP2/PRT_DIS_P2	64	TEST2
15	USB2DN_DM2/PRT_DIS_M2	65	TEST3
16	USB3DN_TXDP2	66	PF19
17	USB3DN_TXDM2	67	VDD33
18	VCORE	68	SPI_CLK/PF21
19	USB3DN_RXDP2	69	SPI_CE_N/CFG_NON_REM/PF20
20	USB3DN_RXDM2	70	SPI_D0/CFG_BC_EN/PF22
21	CFG STRAP1	71	SPI_D1/PF23
22	CFG STRAP2	72	SPI_D2/PF24
23	CFG STRAP3	73	SPI_D3/PF25
24	TESTEN	74	PF29
25	VCORE	75	PF26
26	VDD33	76	PF27
27	USB2DN_DP3/PRT_DIS_P3	77	PF28
28	USB2DN_DM3/PRT_DIS_M3	78	VCORE
29	USB3DN_TXDP3	79	VDD33
30	USB3DN_TXDM3	80	NC
31	VCORE	81	USB2DN_DP5/PRT_DIS_P5
32	USB3DN_RXDP3	82	USB2DN_DM5/PRT_DIS_M5
33	USB3DN_RXDM3	83	USB3DN_TXDP5
34	USB2DN_DP4/PRT_DIS_P4	84	USB3DN_TXDM5
35	USB2DN_DM4/PRT_DIS_M4	85	VCORE
36	USB3DN_TXDP4	86	USB3DN_RXDP5
37	USB3DN_TXDM4	87	USB3DN RXDM5
38	VCORE	88	VDD33
39	USB3DN_RXDP4	89	USB2UP_DP
40	USB3DN_RXDM4 USB3DN_RXDM4	90	USB2UP_DM
41		91	
42	USB2DN_DM6/ <u>PRT_DIS_M6</u> USB2DN_DP6/ <u>PRT_DIS_P6</u>	92	USB3UP_TXDP USB3UP_TXDM
43	VDD33	93	VCORE
44	PF3	94	USB3UP_RXDP
45	PF4	95	USB3UP_RXDM
46	PF5	96	ATEST
47	PF6	97	XTALO VIALUCLY, DI
48	PF7	98	XTALI/CLK_IN
49	PF8	99	VDD33
50	PF9	100	RBIAS

## 3.2 Pin Descriptions

This section contains descriptions of the various USB7206 pins. The " $_{\mathbf{N}}$ " symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example,  $\mathbf{RESET}_{\mathbf{N}}$  indicates that the reset signal is active low. When " $_{\mathbf{N}}$ " is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Buffer type definitions are detailed in Section 1.2, Buffer Types.

TABLE 3-1: PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
		USB 3.1 Gen	2 Interfaces
Upstream USB 3.1 Gen 2 TX D+	USB3UP_TXDP	I/O-U	Upstream USB 3.1 Gen 2 Transmit Data Plus.
Upstream USB 3.1 Gen 2 TX D-	USB3UP_TXDM	I/O-U	Upstream USB 3.1 Gen 2 Transmit Data Minus.
Upstream USB 3.1 Gen 2 RX D+	USB3UP_RXDP	I/O-U	Upstream USB 3.1 Gen 2 Receive Data Plus.
Upstream USB 3.1 Gen 2 RX D-	USB3UP_RXDM	I/O-U	Upstream USB 3.1 Gen 2 Receive Data Minus.
Downstream Ports 1-5 USB 3.1 Gen 2 TX D+	USB3DN_TXDP[1:5]	I/O-U	Downstream SuperSpeed+ Transmit Data Plus, ports 1 through 5.
Downstream Ports 1-5 USB 3.1 Gen 2 TX D-	USB3DN_TXDM[1:5]	I/O-U	Downstream SuperSpeed+ Transmit Data Minus, ports 1 through 5.
Downstream Ports 1-5 USB 3.1 Gen 2 RX D+	USB3DN_RXDP[1:5]	I/O-U	Downstream SuperSpeed+ Receive Data Plus, ports 1 through 5.
Downstream Ports 1-5 USB 3.1 Gen 2 RX D-	USB3DN_RXDM[1:5]	I/O-U	Downstream SuperSpeed+ Receive Data Minus, ports 1 through 5.
		USB 2.0 I	nterfaces
Upstream USB 2.0 D+	USB2UP_DP	I/O-U	Upstream USB 2.0 Data Plus (D+).
Upstream USB 2.0 D-	USB2UP_DM	I/O-U	Upstream USB 2.0 Data Minus (D-).
Downstream Ports 1-6 USB 2.0 D+	USB2DN_DP[1:6]	I/O-U	Downstream USB 2.0 Ports 1-6 Data Plus (D+).
Downstream Ports 1-6 USB 2.0 D-	USB2DN_DM[1:6]	I/O-U	Downstream USB 2.0 Ports 1-6 Data Minus (D-)

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
VBUS Detect	VBUS_DET	IS	This signal detects the state of the upstream bus power.
			Externally, VBUS can be as high as 5.25 V, which can be damaging to this pin. The amplitude of VBUS must be reduced by a voltage divider. The recommended voltage divider is shown below.
			VBUS_UP  VBUS_DET  43K  So  9  43K  So  9  1
			For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V.
			In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.
		SPI In	terface
SPI Clock	SPI_CLK	I/O-U	SPI clock. If the SPI interface is enabled, this pin must be driven low during reset.
SPI Data 3-0	SPI_D[3:0]	I/O-U	SPI Data 3-0. If the SPI interface is enabled, these signals function as Data 3 through 0.
SPI Chip Enable	SPI_CE_N	I/O12	Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states.
•		Miscell	aneous
Programmable Function Pins	PF[31:3]	I/O12	Programmable function pins.
Test 1	TEST1	А	Test 1 pin.
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 k $\Omega$ resistor.
Test 2	TEST2	А	Test 2 pin.
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 k $\Omega$ resistor.
Test 3	TEST3	Α	Test 3 pin.
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 k $\Omega$ resistor.
Reset Input	RESET_N	IS	This active low signal is used by the system to reset the device.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
Bias Resistor	RBIAS	I-R	A 12.0 k $\Omega$ ±1.0% resistor is attached from ground to this pin to set the transceiver's internal bias settings. Place the resistor as close the device as possible with a dedicated, low impedance connection to the ground plane.
Test	TESTEN	I/O12	Test pin.
			This signal is used for test purposes and must always be connected to ground.
Analog Test	ATEST	Α	Analog test pin.
			This signal is used for test purposes and must always be left unconnected.
External 25 MHz Crystal Input	XTALI	ICLK	External 25 MHz crystal input
External 25 MHz Reference Clock	CLK_IN	ICLK	External reference clock input.
Input			The device may alternatively be driven by a single- ended clock oscillator. When this method is used, XTALO should be left unconnected.
External 25 MHz Crystal Output	XTALO	OCLK	External 25 MHz crystal output
No Connect	NC	-	No connect.
			For proper operation, this pin must be left unconnected.
		Configurat	tion Straps
Port 6-1 D+ Disable	<b>PRT DIS P[6:1]</b>	I	Port 6-1 D+ Disable Configuration Strap.
Configuration Strap			These configuration straps are used in conjunction with the corresponding PRT DIS M[6:1] straps to disable the related port (6-1). See Note 3-1.
			Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.
Port 6-1 D- Disable	PRT DIS M[6:1]	I	Port 6-1 D- Disable Configuration Strap.
Configuration Strap			These configuration straps are used in conjunction with the corresponding <b>PRT DIS P[6:1]</b> straps to disable the related port (6-1). See Note 3-1.
			Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.
Non-Removable	CFG NON REM	I	Non-Removable Ports Configuration Strap.
Ports Configuration Strap			This configuration strap controls the number of reported non-removable ports. See Note 3-1.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
Battery Charging Configuration	<u>CFG BC EN</u>	I/O12	Battery Charging Configuration Strap.
Strap			This configuration strap controls the number of BC 1.2 enabled downstream ports. See Note 3-1.
Device Mode Configuration	CFG STRAP[3:1]	I	Device Mode Configuration Straps 3-1.
Straps 3-1			These configuration straps are used to select the device's mode of operation. See Note 3-1.
Power/Ground			Ground
+3.3V I/O Power Supply Input	VDD33	Р	+3.3 V power and internal regulator input.
Digital Core Power Supply Input	VCORE	Р	Digital core power supply input.
Ground	VSS	Р	Common ground.
			This exposed pad must be connected to the ground plane with a via array.

Note 3-1 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET\_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. For additional information, refer to Section 3.3, Configuration Straps and Programmable Functions.

## 3.3 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (RESET\_N) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

**Note:** The system designer must guarantee that configuration straps meet the timing requirements. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values. Refer to the data sheet.

## 3.3.1 PORT DISABLE CONFIGURATION (PRT DIS P[6:1] / PRT DIS M[6:1])

The PRT DIS P[6:1] / PRT DIS M[6:1] configuration straps are used in conjunction to disable the related port (6-1)

For <u>PRT DIS Px</u> (where x is the corresponding port 6-1):

 $0 = Port \times D + Enabled$ 

1 = Port x D+ Disabled

For <u>PRT DIS Mx</u> (where x is the corresponding port 6-1):

 $\mathbf{0}$  = Port x D- Enabled

1 = Port x D- Disabled

**Note:** Both <u>PRT DIS Px</u> and <u>PRT DIS Mx</u> (where x is the corresponding port) must be tied to 3.3 V to disable the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.0 port.

#### 3.3.2 NON-REMOVABLE PORT CONFIGURATION (CFG NON REM)

The <u>CFG NON REM</u> configuration strap is used to configure the non-removable port settings of the device to one of six settings. These modes are selected by the configuration of an external resistor on the <u>CFG NON REM</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, 10  $\Omega$  pull-down, and 10  $\Omega$  pull-up, as shown in Table 3-2.

TABLE 3-2: CFG NON REM RESISTOR ENCODING

<u>CFG NON REM</u> Resistor Value	Setting
200 kΩ Pull-Down	All ports removable
200 kΩ Pull-Up	Port 1 non-removable
10 kΩ Pull-Down	Ports 1, 2 non-removable
10 kΩ Pull-Up	Ports 1, 2, 3 non-removable
10 Ω Pull-Down	Ports 1, 2, 3, 4 non-removable
10 Ω Pull-Up	Ports 1, 2, 3, 4, 5, 6 non-removable

#### 3.3.3 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG BC EN</u> configuration strap is used to configure the battery charging port settings of the device to one of six settings. These modes are selected by the configuration of an external resistor on the <u>CFG BC EN</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, 10  $\Omega$  pull-down, and 10  $\Omega$  pull-up, as shown in Table 3-3.

TABLE 3-3: CFG BC EN RESISTOR ENCODING

CFG BC EN Resistor Value	Setting
200 kΩ Pull-Down	Battery charging not enable on any port
200 kΩ Pull-Up	BC1.2 DCP and CDP battery charging enabled on Port 1
10 kΩ Pull-Down	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2
10 kΩ Pull-Up	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3
10 Ω Pull-Down	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3, 4
10 Ω Pull-Up	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3, 4, 5, 6

#### 3.3.4 PF[31:3] CONFIGURATION (CFG STRAP[2:1])

The USB7206 provides 29 programmable function pins (PF[31:3]). These pins can only be configured to 1 predefined configuration via the <u>CFG STRAP[2:1]</u> pins. This configuration is selected via external resistors on the <u>CFG STRAP[2:1]</u> pins, as detailed in Table 3-4. Resistor values and combinations not detailed in Table 3-4 are reserved and should not be used.

**Note:** <u>CFG STRAP3</u> is not used and must be pulled-down to ground via a 200 k $\Omega$  resistor.

## TABLE 3-4: CFG\_STRAP[2:1] RESISTOR ENCODING

Mode	<u>CFG_STRAP2</u> Resistor Value	<u>CFG_STRAP1</u> Resistor Value
Configuration 3	200 kΩ Pull-Down	10 kΩ Pull-Down

Note: Configurations 1 and 2 are not used in the USB7206.

A summary of the configuration pin assignments is provided in Table 3-5. For details on behavior of each programmable function, refer to Table 3-6.

TABLE 3-5: PF[31:3] FUNCTION ASSIGNMENT

Pin	Configuration 3
PF3	I2S_SDI
PF4	I2S_SDO
PF5	I2S_SCK
PF6	I2S_LRCK
PF7	I2S_MCLK
PF8	NC
PF9	NC
PF10	PRT_CTL3_U3
PF11	PRT_CTL4_U3
PF12	PRT_CTL5_U3
PF13	PRT_CTL5
PF14	PRT_CTL4
PF15	PRT_CTL3
PF16	PRT_CTL2
PF17	PRT_CTL1
PF18	MSTR_I2C_CLK
PF19	MIC_DET
PF20	SPI_CE_N
PF21	SPI_CLK
PF22	SPI_D0
PF23	SPI_D1
PF24	SPI_D2
PF25	SPI_D3
PF26	SLV_I2C_CLK
PF27	SLV_I2C_DATA
PF28	PRT_CTL6
PF29	GPIO93
PF30	VBUS_DET
PF31	MSTR_I2C_DATA

Note: The default PFx pin functions can be overridden with additional configuration by modification of the pin mux registers. These changes can be made during the SMBus configuration stage, by programming to OTP memory, or during runtime (after hub has attached and enumerated) by register writes via the SMBus slave interface or USB commands to the internal Hub Feature Controller Device.

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS

Function	Buffer Type	Description		
Master SMBus/I <sup>2</sup> C Interface				
MSTR_I2C_CLK	I/O12	Bridging Master SMBus/I <sup>2</sup> C controller clock (SMBus/I <sup>2</sup> C controller 1)		
MSTR_I2C_DATA	I/O12	Bridging Master SMBus/I <sup>2</sup> C controller data (SMBus/I <sup>2</sup> C controller 1)		
	•	Slave SMBus/I <sup>2</sup> C Interface		
SLV_I2C_CLK	I/O12	Slave SMBus/I <sup>2</sup> C controller clock (SMBus/I <sup>2</sup> C controller 2)		
SLV_I2C_DATA	I/O12	Slave SMBus/I <sup>2</sup> C controller data (SMBus/I <sup>2</sup> C controller 2)		
		SPI Interface		
SPI_CLK	I/O-U	SPI clock. If the SPI interface is enabled, this pin must be driven low during reset.		
SPI_D[3:0]	I/O-U	SPI Data 3-0. If the SPI interface is enabled, these signals function as Data 3 through 0.		
SPI_CE_N	I/O12	Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states.		
		I <sup>2</sup> S Interface		
I2S_SDI	I	I <sup>2</sup> S Serial Data In		
I2S_SDO	O12	I <sup>2</sup> S Serial Data Out		
I2S_SCK	O12	I <sup>2</sup> S Continuous Serial Clock		
I2S_LRCK	O12	I <sup>2</sup> S Word Select / Left-Right Clock		
I2S_MCLK	O12	I <sup>2</sup> S Master Clock		
MIC_DET	I	I <sup>2</sup> S Microphone Plug Detect		
		0 = No microphone plugged into the audio jack 1 = Microphone plugged into the audio jack		
		Miscellaneous		
PRT_CTL6	I/O12 (PU)	Port 6 power enable / overcurrent sense  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 6.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.  Note: This signal controls both the USB 2.0 and USB 3.1 portions of the port.		

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function	Buffer Type	Description
PRT_CTL5	I/O12 (PU)	Port 5 power enable / overcurrent sense
	(1 0)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 5.
		This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.
PRT_CTL4	I/O12 (PU)	Port 4 power enable / overcurrent sense
	(FO)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 4.
		This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.
PRT_CTL3	I/O12 (PU)	Port 3 power enable / overcurrent sense
	(1 0)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 3.
		This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.
PRT_CTL2	I/O12 (PU)	Port 2 power enable / overcurrent sense
	(i 0)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 2.
		This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function	Buffer Type	Description			
PRT_CTL1	I/O12 (PU)	Port 1 power enable / overcurrent sense			
	(1 0)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 1.			
		This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.			
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.			
PRT_CTL5_U3	O12	Port 5 USB 3.1 PortSplit power enable			
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 5 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.			
		Note: This signal should only be used to control an embedded USB 3.1 device.			
PRT_CTL4_U3	O12	Port 4 USB 3.1 PortSplit power enable			
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 4 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.			
		<b>Note:</b> This signal should only be used to control an embedded USB 3.1 device.			
PRT_CTL3_U3	O12	Port 3 USB 3.1 PortSplit power enable			
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 3 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.			
		<b>Note:</b> This signal should only be used to control an embedded USB 3.1 device.			
GPIO93	I/O12	General Purpose Input/Output			

## 3.4 Physical and Logical Port Mapping

The USB72xx family of devices are based upon a common architecture, but all have different modifications and/or pin bond outs to achieve the various device configurations. The base chip is composed of a total of 6 USB3 PHYs and 7 USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL port mapping.

The actual port numbering is remapped by default in different ways on each device in the family. This changes the way that the ports are numbered from the USB host's perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may, at times, be with respect to PHYSICAL mapping or LOGICAL mapping. Each individual configuration option which has a PHYSICAL or LOGICAL dependency is declared as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described for all port related pins in Table 3-7. A system design in schematics and layout is generally performed using the pinout in Section 3.1, Pin Assignments, which is assigned by the default LOGICAL mapping. Hence, it may be necessary to cross reference the PHYSICAL vs. LOGICAL look up tables when determining the hub configuration.

**Note:** The MPLAB Connect tool makes configuration simple; the settings can be selected by the user with respect to the LOGICAL port numbering. The tool handles the necessary linking to the PHYSICAL port settings. Refer to the data sheet for additional information.

# **USB7206**


TABLE 3-7: USB7206 PHYSICAL VS. LOGICAL PORT MAPPING

Device	Din Nama (as in detechant)	LOGICAL PORT NUMBER						PHYSICAL PORT NUMBER							
Pin	Pin Name (as in datasheet)	0	1	2	3	4	5	6	0	1	2	3	4	5	6
5	USB2DN_DP1		Х							Х					
6	USB2DN_DM1		Х							Х					
7	USB3DN_TXDP1		Х							Х					
8	USB3DN_TXDM1		Х							Х					
10	USB3DN_RXDP1		Х							Х					
11	USB3DN_RXDM1		Х							Х					
14	USB2DN_DP2			Х							Х				
15	USB2DN_DM2			Х							Х				
16	USB3DN_TXDP2			Х							Х				
17	USB3DN_TXDM2			Х							Х				
19	USB3DN_RXDP2			Х							Х				
20	USB3DN_RXDM2			Х							Х				
27	USB2DN_DP3				Х							Х			
28	USB2DN_DM3				Х							Х			
29	USB3DN_TXDP3				Х							Х			
30	USB3DN_TXDM3				Х							Х			
32	USB3DN_RXDP3				Х							Х			
33	USB3DN_RXDM3				Х							Х			
34	USB2DN_DP4					Х							Х		
35	USB2DN_DM4					Х							Х		
36	USB3DN_TXDP4					Х							Х		
37	USB3DN_TXDM4					Х							Х		
39	USB3DN_RXDP4					Х							Х		
40	USB3DN_RXDM4					Х							Х		
41	USB2DN_DM6							Х							Х
42	USB2DN_DP6							Х							Х
81	USB2DN_DP5						Х							Х	
82	USB2DN_DM5						Х							Х	
83	USB3DN_TXDP5						Х							Х	
84	USB3DN_TXDM5						Х							Х	
86	USB3DN_RXDP5						Х							Х	
87	USB3DN_RXDM5						Х							Х	
89	USB2UP_DP	Χ							Х						
90	USB2UP_DM	Х							Х						
91	USB3UP_TXDP	Х							Х						
92	USB3UP_TXDM	Х							Х						
94	USB3UP_RXDP	Х							Х						
95	USB3UP_RXDM	Х							Х						

## 4.0 PACKAGE OUTLINE

## 4.1 Package Marking Information

100-VQFN (12x12 mm)



**Legend:** *i* Temperature range designator (Blank = commercial, *i* = industrial)

R Product revision nnn Internal code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)
YY Year code (last two digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

\* Standard device marking consists of Microchip part number, year code, week code and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## 4.2 Package Drawings

**Note:** For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.

FIGURE 4-1: 100-VQFN PACKAGE (DRAWING)





FIGURE 4-2: 100-VQFN PACKAGE (DIMENSIONS)



	MILLIMETERS					
Dimensior	Dimension Limits			MAX		
Number of Terminals	N	100				
Pitch	е	0.40 BSC				
Overall Height	Α	0.80	0.85	0.90		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.203 REF				
Overall Length	D	12.00 BSC				
Exposed Pad Length	D2	7.90	8.00	8.10		
Overall Width	Е	12.00 BSC				
Exposed Pad Width	E2	7.90	8.00	8.10		
Terminal Width	b	0.15	0.20	0.25		
Terminal Length	L	0.50	0.60	0.70		
Terminal-to-Exposed-Pad	K	1.30	-	-		

## Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-407 Rev B Sheet 2 of 2

FIGURE 4-3: 100-VQFN PACKAGE (LAND-PATTERN)



## RECOMMENDED LAND PATTERN

	Units				
	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	0.40 BSC				
Optional Center Pad Width	X2			8.10	
Optional Center Pad Length	Y2			8.10	
Contact Pad Spacing	C1		11.70		
Contact Pad Spacing	C2		11.70		
Contact Pad Width (X100)	X1			0.20	
Contact Pad Length (X100)	Y1			1.05	
Contact Pad to Center Pad (X100)	G1	0.20			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		1.20		

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2407A


## **APPENDIX A: REVISION HISTORY**

## TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003142A (10-09-19)	All	Initial Release

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.






#### **Examples:**

- USB7206/KDX Tray, 0°C to +70°C, 100-pin VQFN
- b) USB7206T/KDX
- Tape & reel, 0°C to +70°C, 100-pin VQFN
- USB7206-I/KDX c) Tray, -40°C to +85°C, 100-pin VQFN
- USB7206T-I/KDX d)
  - Tape & reel, -40°C to +85°C, 100-pin VQFN

Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and Note 1: is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.



#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="www.microchip.com">www.microchip.com</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522447320

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao

Tel: 86-532-8502-7355 China - Shanghai

Tel: 86-21-3326-8000 China - Shenyang

Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

**Finland - Espoo** Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820