Features

- Maximum Acquisition Time
  - 10V Step to 0.1%: 4μs (Max)
  - 10V Step to 0.01%: 6μs (Max)
- Low Droop Rate (C_H = 1000pF): 5μV/ms (Typ)
- Gain Bandwidth Product: 2.5MHz (Typ)
- Low Effective Aperture Delay Time: 30ns (Typ)
- TTL Compatible Control Input
- ±12V to ±15V Operation

Applications

- 12-Bit Data Acquisition
- Digital to Analog Deglitcher
- Auto Zero Systems
- Peak Detector
- Gated Operational Amplifier

Description

The HA-2420 and HA-2425 is a monolithic circuit consisting of a high performance operational amplifier with its output in series with an ultra-low leakage analog switch and JFET input unity gain amplifier.

With an external hold capacitor connected to the switch output, a versatile, high performance sample-and-hold or track-and-hold circuit is formed. When the switch is closed, the device behaves as an operational amplifier, and any of the standard op amp feedback networks may be connected around the device to control gain, frequency response, etc. When the switch is opened the output will remain at its last level.

Performance as a sample-and-hold compares very favorably with other monolithic, hybrid, modular, and discrete circuits. Accuracy to better than 0.01% is achievable over the temperature range. Fast acquisition is coupled with superior droop characteristics, even at high temperatures. High slew rate, wide bandwidth, and low acquisition time produce excellent dynamic characteristics. The ability to operate at gains greater than 1 frequently eliminates the need for external scaling amplifiers.

The device may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc. For more information, please see Application Note AN517.

The MIL-STD-883 data sheet for this device is available on request.

Ordering Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>TEMP. RANGE (°C)</th>
<th>PACKAGE</th>
<th>PKG. NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>HA1-2420-2</td>
<td>-55 to 125</td>
<td>14 Ld CERDIP</td>
<td>F14.3</td>
</tr>
<tr>
<td>HA1-2425-5</td>
<td>0 to 75</td>
<td>14 Ld CERDIP</td>
<td>F14.3</td>
</tr>
<tr>
<td>HA3-2425-5</td>
<td>0 to 75</td>
<td>14 Ld PDIP</td>
<td>E14.3</td>
</tr>
<tr>
<td>HA4P2425-5</td>
<td>0 to 75</td>
<td>20 Ld PLCC</td>
<td>N20.35</td>
</tr>
<tr>
<td>HA9P2425-5</td>
<td>0 to 75</td>
<td>14 Ld SOIC</td>
<td>M14.15</td>
</tr>
</tbody>
</table>

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © Harris Corporation 1996
**Absolute Maximum Ratings**
- Voltage Between V+ and V- Terminals: 40V
- Differential Input Voltage: 24V
- Digital Input Voltage (Sample and Hold Pin): ±8V, ±15V
- Output Current: Short Circuit Protected

**Operating Conditions**
- **Temperature Range**
  - HA-2420-2: -55°C to 125°C
  - HA-2425-5: 0°C to 75°C
- **Supply Voltage Range (Typical)**: ±12V to ±15V

**Thermal Information**
- **θJA** (°C/W)
  - CERDIP Package: 90
  - PDIP Package: 100
  - PLCC Package: 75
  - SOIC Package: 120

**Maximum Junction Temperature**
- Ceramic Packages: 175°C
- Plastic Packages: 150°C

**Maximum Storage Temperature Range**: -65°C to 150°C

**Maximum Lead Temperature (Soldering 10s)**: 300°C

**CAUTION**: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**NOTE**:  
1. θJA is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>TEMP. (°C)</th>
<th>HA-2420-2</th>
<th>HA-2425-5</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td>MIN TYP MAX</td>
<td>MIN TYP MAX</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td>Full</td>
<td>±10</td>
<td>-</td>
<td>-</td>
<td>±10</td>
</tr>
<tr>
<td>Offset Voltage</td>
<td>25</td>
<td>2</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>Full</td>
<td>-</td>
<td>3</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>Bias Current</td>
<td>25</td>
<td>40</td>
<td>200</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td></td>
<td>Full</td>
<td>-</td>
<td>400</td>
<td>-</td>
<td>400</td>
</tr>
<tr>
<td>Offset Current</td>
<td>25</td>
<td>10</td>
<td>50</td>
<td>-</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>Full</td>
<td>-</td>
<td>100</td>
<td>-</td>
<td>100</td>
</tr>
<tr>
<td>Input Resistance</td>
<td>25</td>
<td>10</td>
<td>-</td>
<td>5</td>
<td>10</td>
</tr>
<tr>
<td>Common Mode Range</td>
<td>Full</td>
<td>±10</td>
<td>-</td>
<td>±10</td>
<td>-</td>
</tr>
<tr>
<td><strong>TRANSFER CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Large Signal Voltage Gain</td>
<td>RL = 2kΩ, VO = 20Vp,p</td>
<td>Full</td>
<td>25</td>
<td>50</td>
<td>-</td>
</tr>
<tr>
<td>Common Mode Rejection</td>
<td>VCM = ±10V</td>
<td>Full</td>
<td>80</td>
<td>90</td>
<td>-</td>
</tr>
<tr>
<td>Hold Mode Feedthrough Attenuation (Note 2)</td>
<td>fIN ≤ 100kHz</td>
<td>Full</td>
<td>-</td>
<td>-76</td>
<td>-</td>
</tr>
<tr>
<td>Gain Bandwidth Product (Note 2)</td>
<td>25</td>
<td>2.5</td>
<td>-</td>
<td>2.5</td>
<td>-</td>
</tr>
<tr>
<td><strong>OUTPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Swing</td>
<td>RL = 2kΩ</td>
<td>Full</td>
<td>±10</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Output Current</td>
<td>25</td>
<td>±15</td>
<td>-</td>
<td>-</td>
<td>±15</td>
</tr>
<tr>
<td>Full Power Bandwidth (Note 2)</td>
<td>VO = 20Vp,p</td>
<td>25</td>
<td>-</td>
<td>100</td>
<td>-</td>
</tr>
<tr>
<td>Output Resistance</td>
<td>DC</td>
<td>25</td>
<td>0.15</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td><strong>TRANSIENT RESPONSE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise Time (Note 2)</td>
<td>VO = 200mVp,p</td>
<td>25</td>
<td>-</td>
<td>75</td>
<td>100</td>
</tr>
<tr>
<td>Overshoot (Note 2)</td>
<td>VO = 200mVp,p</td>
<td>25</td>
<td>-</td>
<td>25</td>
<td>40</td>
</tr>
<tr>
<td>Slew Rate (Note 2)</td>
<td>VO = 10Vp,p</td>
<td>25</td>
<td>3.5</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td><strong>DIGITAL INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Digital Input Current</td>
<td>VIN = 0V</td>
<td>Full</td>
<td>-</td>
<td>-</td>
<td>-0.8</td>
</tr>
<tr>
<td></td>
<td>VIN = 5V</td>
<td>Full</td>
<td>-</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>Digital Input Voltage</td>
<td>Low</td>
<td>Full</td>
<td>-</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td></td>
<td>High</td>
<td>Full</td>
<td>2.0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td><strong>SAMPLE AND HOLD CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Acquisition Time (Note 2)</td>
<td>To 0.1% 10V Step</td>
<td>25</td>
<td>2.3</td>
<td>4</td>
<td>-</td>
</tr>
</tbody>
</table>
Electrical Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>TEMP. (°C)</th>
<th>HA-2420-2</th>
<th>HA-2425-5</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acquisition Time (Note 2) To 0.01% 10V Step</td>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
</tr>
<tr>
<td>Hold Step Error</td>
<td>V_IN = 0V</td>
<td>25</td>
<td></td>
<td>3.2</td>
<td>6</td>
</tr>
<tr>
<td>Hold Mode Setting Time To ±1mV</td>
<td></td>
<td>25</td>
<td></td>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td>Aperture Time (Note 3)</td>
<td></td>
<td>25</td>
<td></td>
<td>860</td>
<td>-</td>
</tr>
<tr>
<td>Effective Aperture Delay Time</td>
<td></td>
<td>25</td>
<td></td>
<td>30</td>
<td>-</td>
</tr>
<tr>
<td>Aperture Uncertainty</td>
<td></td>
<td>25</td>
<td></td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>Drift Current (Note 2) V_IN = 0V</td>
<td></td>
<td>25</td>
<td></td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>HA1-2420</td>
<td></td>
<td></td>
<td>Full</td>
<td>1.8</td>
<td>10</td>
</tr>
<tr>
<td>HA1-2425</td>
<td></td>
<td></td>
<td>Full</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>HA3-2425, HA4P2425, HA9P2425</td>
<td></td>
<td></td>
<td>Full</td>
<td>0.1</td>
<td>1.0</td>
</tr>
</tbody>
</table>

POWER SUPPLY CHARACTERISTICS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>25</th>
<th>3.5</th>
<th>5.5</th>
<th>3.5</th>
<th>5.5</th>
<th>mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Current (+)</td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Current (-)</td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply Rejection</td>
<td>Full</td>
<td>80</td>
<td>90</td>
<td>-</td>
<td>74</td>
<td>90</td>
<td>dB</td>
</tr>
</tbody>
</table>

NOTES:
2. A_V = ±1, R_L = 2kΩ, C_L = 50pF.
3. Derived from computer simulation only; not tested.

Functional Diagram

Test Circuits and Waveforms

FIGURE 1. HOLD STEP ERROR AND DRIFT CURRENT

FIGURE 2. HOLD STEP ERROR TEST

NOTE: Set rise/fall times of S/H Control to approximately 20ns.
**Test Circuits and Waveforms** (Continued)

NOTE: Measure the slope of the output during hold, $\Delta V/\Delta t$, and compute drift current from: $I_D = C_H \Delta V/\Delta t$.

**FIGURE 3. DRIFT CURRENT TEST**

**FIGURE 4. HOLD MODE FEEDTHROUGH ATTENUATION**

NOTE: Compute hold mode feedthrough attenuation from the formula:

\[
\text{Feedthrough Attenuation} = 20 \log \frac{V_{OUT\,HOLD}}{V_{IN\,HOLD}}
\]

Where $V_{OUT\,HOLD}$ = Peak-to-Peak value of output sinewave during the hold mode.

**Schematic Diagram**
**Application Information**

**Offset Adjustment**
The offset voltage of the HA-2420 and HA-2425 may be adjusted using a 100kΩ trim pot, as shown in Figure 8. The recommended adjustment procedure is:

1. Apply 0V to the sample-and-hold input, and a square wave to the S/H control.
2. Adjust the trim pot for 0V output in the hold mode.

**Gain Adjustment**
The linear variation in pedestal voltage with sample-and-hold input voltage causes a -0.06% gain error ($C_H = 1000pF$). In some applications (D/A deglitcher, A/D converter) the gain error can be adjusted elsewhere in the system, while in other applications it must be adjusted at the sample-and-hold. The two circuits shown below demonstrate how to adjust gain error at the sample-and-hold.

The recommended procedure for adjusting gain error is:

1. Perform offset adjustment.
2. Apply the nominal input voltage that should produce a +10V output.
3. Adjust the trim pot for +10V output in the hold mode.
4. Apply the nominal input voltage that should produce a -10V output.
5. Measure the output hold voltage ($V_{-10NOMINAL}$). Adjust the trim pot for an output hold voltage of

$$\frac{V_{-10NOMINAL} + (-10V)}{2}$$

---

**FIGURE 5. HOLD STEP vs INPUT VOLTAGE**

**FIGURE 6. INVERTING CONFIGURATION**

**FIGURE 7. NON-INVERTING CONFIGURATION**

**FIGURE 8. BASIC SAMPLE-AND-HOLD (TOP VIEW)**

**FIGURE 9. GUARD RING LAYOUT (BOTTOM VIEW)**

Figure 8 shows a typical unity gain circuit, with Offset Zero- ing. All of the other normal op amp feedback configurations may be used with the HA-2420/2425. The input amplifier may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier has excellent drive capabilities along with exceptionally low switch leakage.

The method used to reduce leakage paths on the PC board and the device package is shown in Figure 9. This guard ring is recommended to minimize the drift during hold mode.

The hold capacitor should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below 85°C), Teflon, or Parlene types are recommended.

For more applications, consult Harris Application Note AN517, or the factory applications group.
**Glossary of Terms**

**Acquisition Time**

The time required following a “sample” command, for the output to reach its final value within ±0.1% or ±0.01%. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

**Aperture Time**

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval between the conditions of 10% open and 90% open.

**Effective Aperture Delay Time (EADT)**

The difference between the digital delay time from the Hold command to the opening of the S/H switch, and the propagation time from the analog input to the switch. EADT may be positive, negative or zero. If zero, the S/H amplifier will output a voltage equal to \( V_{IN} \) at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of \( V_{IN} \) that occurred before the Hold command.

**Aperture Uncertainty**

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

**Drift Current**

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

\[ I_D (\text{pA}) = C_H (\text{pF}) \times \frac{\Delta V}{\Delta t} (\text{V/s}) \]

---

**Typical Performance Curves**

- **Figure 10.** Typical sample and hold performance as a function of holding capacitor.
- **Figure 11.** Broadband noise characteristics.
- **Figure 12.** Drift current vs temperature.
- **Figure 13.** Open loop frequency response.
**Typical Performance Curves** (Continued)

**FIGURE 14. HOLD MODE FEED THROUGH ATTENUATION**

**FIGURE 15. OPEN LOOP PHASE RESPONSE**

**FIGURE 16. ACQUISITION TIME (C_H = 1000pF)**

**FIGURE 17. ACQUISITION TIME (C_H = 1000pF)**

**FIGURE 18. ACQUISITION TIME (C_H = 1000pF)**

**FIGURE 19. ACQUISITION TIME (C_H = 1000pF)**
Typical Performance Curves (Continued)

FIGURE 20. ACQUISITION TIME ($C_H = 1000\, \text{pF}$)

FIGURE 21. ACQUISITION TIME ($C_H = 1000\, \text{pF}$)
**Die Characteristics**

**DIE DIMENSIONS:**
- 102 mils x 61 mils x 19 mils
- 2590µm x 1550µm x 483µm

**METALLIZATION:**
- Type: Al, 1% Cu
- Thickness: 16kÅ ±2kÅ

**SUBSTRATE POTENTIAL:**
- V-

**BACKSIDE FINISH:**
- Gold, Nickel, Silicon, etc.

**PASSIVATION:**
- Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos.)
- Silox Thickness: 12kÅ ±2kÅ
- Nitride Thickness: 3.5kÅ ±1.5kÅ

**TRANSISTOR COUNT:**
- 78

**PROCESS:**
- Bipolar Dielectric Isolation

---

**Metallization Mask Layout**

[Diagram of Metallization Mask Layout]