

# HA-5002

# 110MHz, High Slew Rate, High Output Current Buffer

November 1996

# Features

•	Voltage Gain	0.995
•	High Input Impedance	<b>3000k</b> Ω
•	Low Output Impedance	<b>3</b> Ω
•	Very High Slew Rate	<b>1300V/</b> μs
•	Very Wide Bandwidth	110MHz
•	High Output Current	±200mA
•	Pulsed Output Current	400mA

#### • Monolithic Construction

# **Applications**

- Line Driver
- Data Acquisition
- 110MHz Buffer
- High Power Current Booster
- High Power Current Source
- Sample and Holds
- Radar Cable Driver
- Video Products

## Description

The HA-5002 is a monolithic, wideband, high slew rate, high output current, buffer amplifier.

Utilizing the advantages of the Harris D.I. technologies, the HA-5002 current buffer offers 1300V/ $\mu$ s slew rate with 110MHz of bandwidth. The  $\pm 200$ mA output current capability is enhanced by a 3 $\Omega$  output impedance.

The monolithic HA-5002 will replace the hybrid LH0002 with corresponding performance increases. These characteristics range from the  $3000k\Omega$  input impedance to the increased output voltage swing. Monolithic design technologies have allowed a more precise buffer to be developed with more than an order of magnitude smaller gain error.


The HA-5002 will provide many present hybrid users with a higher degree of reliability and at the same time increase overall circuit performance.

For the military grade product, refer to the HA-5002/883 datasheet.


### Ordering Information


PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.		
HA2-5002-2	-55 to 125	8 Pin Metal Can	T8.C		
HA2-5002-5	0 to 75	8 Pin Metal Can	T8.C		
HA3-5002-5	0 to 75	8 Ld PDIP	E8.3		
HA4P5002-5 0 to 75		20 Ld PLCC	N20.35		
HA7-5002-2 -55 to 125		8 Ld CERDIP	F8.3A		
HA7-5002-5	0 to 75	8 Ld CERDIP	F8.3A		
HA9P5002-5 0 to 75 (H50025)		8 Ld SOIC	M8.15		
HA9P5002-9 -40 to 85 (H50029)		8 Ld SOIC	M8.15		

## **Pinouts**



HA-5002 (PDIP, CERDIP, SOIC)





## **Absolute Maximum Ratings**

#### 

#### **Operating Conditions**

Temperature Range	
HA-5002-2	55°C to 125°C
HA-5002-5	0°C to 75°C
HA-5002-9	40°C to 85°C

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)

Thermal Resistance (Typical, Note 2)	OJA ( O/VV)	0)( 0,11)
CERDIP Package	115	28
PDIP Package	92	N/A
Metal Can Package	155	67
PLCC Package	74	N/A
SOIC Package	157	N/A
Maximum Junction Temperature (Hermetic	Packages, Note	e 1) 175°C
Maximum Junction Temperature (Plastic Pa	ckages, Note 1	) 150°C
Maximum Storage Temperature Range .	65	5°C to 150°C
Maximum Lead Temperature (Soldering (PLCC and SOIC - Lead Tips Only)	10s)	300°C

 $\theta_{\text{IA}}$  (°C/W)  $\theta_{\text{IC}}$  (°C/W)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- Maximum power dissipation, including load conditions, must be designed to maintain the maximum junction temperature below 175°C for the ceramic and can packages, and below 150°C for the plastic packages.
- 2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

# $\textbf{Electrical Specifications} \hspace{0.5cm} V_{SUPPLY} = \pm 12 \text{V to } \pm 15 \text{V}, \hspace{0.1cm} R_S = 50 \Omega, \hspace{0.1cm} R_L = 1 \text{k}\Omega, \hspace{0.1cm} C_L = 10 \text{pF}, \hspace{0.1cm} \text{Unless Otherwise Specified} \\ \hspace{0.1cm} \text{Supplementary of the property of the p$

	TEST	TEMP	HA-5002-2			HA-5002-5, -9			
PARAMETER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS									
Offset Voltage		25	-	5	20	-	5	20	mV
		Full	-	10	30	-	10	30	mV
Average Offset Voltage Drift		Full	-	30	-	-	30	-	μV/°C
Bias Current		25	-	2	7	-	2	7	μΑ
		Full	-	3.4	10	-	2.4	10	μΑ
Input Resistance		Full	1.5	3	-	1.5	3	-	МΩ
Input Noise Voltage	10Hz-1MHz	25	-	18	-	-	18	-	$\mu V_{P-P}$
TRANSFER CHARACTERISTIC	S								
Voltage Gain	$R_L = 50\Omega$	25	-	0.900	-	-	0.900	-	V/V
$(V_{OUT} = \pm 10V)$	$R_L = 100\Omega$	25	-	0.971	-	-	0.971	-	V/V
	$R_L = 1k\Omega$	25	-	0.995	-	-	0.995	-	V/V
	$R_L = 1k\Omega$	Full	0.980	-	-	0.980	-	-	V/V
-3dB Bandwidth	$V_{IN} = 1V_{P-P}$	25	-	110	-	-	110	-	MHz
AC Current Gain		25	-	40	-	-	40	-	A/mA
OUTPUT CHARACTERISTICS									
Output Voltage Swing	$R_L = 100\Omega$	25	±10	±10.7	-	±10	±11.2	-	V
	$R_L = 1k\Omega$ , $V_S = \pm 15V$	Full	±10	±13.5	-	±10	±13.9	-	V
	$R_L = 1k\Omega$ , $V_S = \pm 12V$	Full	±10	±10.5	-	±10	±10.5	-	V
Output Current	$V_{IN} = \pm 10V, R_L = 40\Omega$	25	-	220	-	-	220	-	mA
Output Resistance		Full	-	3	10	-	3	10	Ω
Harmonic Distortion	$V_{IN} = 1V_{RMS}$ , $f = 10kHz$	25	-	<0.005	-	-	<0.005	-	%
TRANSIENT RESPONSE									
Full Power Bandwidth (Note 3)		25	-	20.7	-	-	20.7	-	MHz
Rise Time		25	-	3.6	-	-	3.6	-	ns
Propagation Delay		25	-	2	-	-	2	-	ns
Overshoot		25	-	30	-	-	30	-	%
Slew Rate		25	1.0	1.3	-	1.0	1.3	-	V/ns
Settling Time	To 0.1%	25	-	50	-	-	50	-	ns
Differential Gain	$R_L = 500\Omega$	25	-	0.06	-	-	0.06	-	%
Differential Phase	$R_L = 500\Omega$	25	-	0.22	-	-	0.22	-	Degrees

Electrical Specifications	$V_{SUPPLY} = \pm 12V$ to $\pm 15V$ , $R_{S}$	$S = 50\Omega$ , $R_1 = 1k\Omega$ , $C_1$	1 = 10pF, Unless Otherwise Specified	(Continued)
---------------------------	---	---	--------------------------------------	-------------

	TEST	TEMP	HA-5002-2			HA-5002-5, -9			
PARAMETER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS									
Supply Current		25	-	8.3	-	-	8.3	-	mA
		Full	-	-	10	-	-	10	mA
Power Supply Rejection Ratio	A <sub>V</sub> = 10V	Full	54	64	-	54	64	-	dB

NOTE:

$$3. \ \text{FPBW} = \frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}; \ V_{\text{P}} = 10 V \ .$$

# Test Circuit and Waveforms







FIGURE 1. LARGE AND SMALL SIGNAL RESPONSE



SMALL SIGNAL WAVEFORMS




 $\label{eq:RS} {\rm R}_{S} = 50\Omega, \ {\rm R}_{L} = 100\Omega$  LARGE SIGNAL WAVEFORMS



 $R_S = 50\Omega$ ,  $R_L = 1k\Omega$ 


#### **SMALL SIGNAL WAVEFORMS**



 $R_S = 50\Omega$ ,  $R_L = 1k\Omega$ 

LARGE SIGNAL WAVEFORMS

# Schematic Diagram



# **Application Information**

#### **Layout Considerations**

The wide bandwidth of the HA-5002 necessitates that high frequency circuit layout procedures be followed. Failure to follow these guidelines can result in marginal performance.

Probably the most crucial of the RF/video layout rules is the use of a ground plane. A ground plane provides isolation and minimizes distributed circuit capacitance and inductance which will degrade high frequency performance.

Other considerations are proper power supply bypassing and keeping the input and output connections as short as possible which minimizes distributed capacitance and reduces board space.

#### **Power Supply Decoupling**

For optimal device performance, it is recommended that the positive and negative power supplies be bypassed with capacitors to ground. Ceramic capacitors ranging in value from 0.01 to 0.1  $\mu\text{F}$  will minimize high frequency variations in supply voltage, while low frequency bypassing requires larger valued capacitors since the impedance of the capacitor is dependent on frequency.

It is also recommended that the bypass capacitors be connected close to the HA-5002 (preferably directly to the supply pins).


#### **Operation at Reduced Supply Levels**

The HA-5002 can operate at supply voltage levels as low as  $\pm 5V$  and lower. Output swing is directly affected as well as slight reductions in slew rate and bandwidth.

#### **Short Circuit Protection**


The output current can be limited by using the following circuit:

$$R_{LIM} = \frac{V+}{I_{OUTMAX}} = \frac{V-}{I_{OUTMAX}}$$



## **Capacitive Loading**

The HA-5002 will drive large capacitive loads without oscillation but peak current limits should not be exceeded. Following the formula I = Cdv/dt implies that the slew rate or the capacitive load must be controlled to keep peak current below the maximum or use the current limiting approach as shown. The HA-5002 can become unstable with small capacitive loads (50pF) if certain precautions are not taken. Stability is enhanced by any one of the following: a source resistance in series with the input of  $50\Omega$  to  $1k\Omega$ ; increasing capacitive load to 150pF or greater; decreasing  $C_{LOAD}$  to 20pF or less; adding an output resistor of  $10\Omega$  to  $50\Omega$ ; or adding feedback capacitance of 50pF or greater. Adding source resistance generally yields the best results.



$$P_{DMAX} = \frac{T_{JMAX} - T_{A}}{\theta_{JC} + \theta_{CS} + \theta_{SA}}$$

Where:  $T_{JMAX} = Maximum Junction Temperature of the Device$  $<math>T_A = Ambient$ 

 $\theta_{JC}$  = Junction to Case Thermal Resistance


 $\theta_{CS}$  = Case to Heat Sink Thermal Resistance

 $\theta_{SA}$  = Heat Sink to Ambient Thermal Resistance

Graph is based on:  $P_{DMAX} = \frac{T_{JMAX} - T_{A}}{\theta_{JA}}$ 

FIGURE 2. FREE AIR POWER DISSIPATION

# **Typical Application**








FIGURE 3. COAXIAL CABLE DRIVER -  $50\Omega$  SYSTEM

# **Typical Performance Curves**








FIGURE 5. GAIN/PHASE vs FREQUENCY ( $R_L = 50\Omega$ )

# Typical Performance Curves (Continued)




FIGURE 6. VOLTAGE GAIN vs TEMPERATURE (R  $_L$  = 100  $\!\Omega)$ 




FIGURE 7. VOLTAGE GAIN vs TEMPERATURE ( $R_L = 1k\Omega$ )




FIGURE 8. OFFSET VOLTAGE vs TEMPERATURE




FIGURE 9. BIAS CURRENT vs TEMPERATURE




FIGURE 10. MAXIMUM OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 11. SUPPLY CURRENT vs TEMPERATURE

# Typical Performance Curves (Continued)




FIGURE 12. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 14. V<sub>OUT</sub> MAXIMUM vs V<sub>SUPPLY</sub>




FIGURE 16. SLEW RATE vs SUPPLY VOLTAGE




FIGURE 13. INPUT/OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 15. PSRR vs FREQUENCY




FIGURE 17. GAIN ERROR vs INPUT VOLTAGE

# Die Characteristics

## **DIE DIMENSIONS:**

81 mils x 80 mils x 19 mils 2050μm x 2030μm x 483μm

## **METALLIZATION:**

Type: Al, 1% Cu Thickness: 20kÅ ±2kÅ

## PASSIVATION:

Type: Nitride

Thickness: 7kÅ ±0.7kÅ

# SUBSTRATE POTENTIAL (Powered Up):

V1-

#### TRANSISTOR COUNT:

27

## PROCESS:

Bipolar Dielectric Isolation

# Metallization Mask Layout

HA-5002

