14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_O

General Description

The MAX77533 is a synchronous 1.5A step-down DC-DC converter optimized for portable 2-cell and 3-cell battery-operated and USB-C applications. The converter operates on an input supply between 3V and 14V. Output voltage is adjustable between 0.8V and 5V in 50mV steps through an I²C serial interface or 1.55V to 99% of the supply voltage with external feedback resistors. Factory-programmed default voltages of 1.2V, 1.8V, and 3.3V are offered to reduce component count for common rails. The device features a low-I_Q SKIP mode which allows excellent efficiency at light loads.

Dedicated enable and power-OK (POK) pins allow simple hardware control. An I²C serial interface is optionally used for full configuration and control for dynamic voltage scaling and system power optimization.

Built-in undervoltage lockout (UVLO), output active discharge, cycle-by-cycle current limit, thermal shutdown, and short-circuit protection ensure safe operation under abnormal operating conditions.

The MAX77533 is available in a 12-bump, 0.4mm pitch wafer-level package (WLP).

Applications


- 2-cell/3-cell High Power Density Supplies
- Portable Li+/Li-ion Battery Powered Devices
- Drones, HD Cameras, and Notebook Computers
- Space-Constrained Portable Electronics

Benefits and Features

- 1.5A Single Channel Buck Regulator
- 3V to 14V Input Voltage Range
- 0.8V to 99%V_{SUP} Output Voltage Range
 - 0.8V to 5V I²C Programmable in 50mV Steps
 - 1.55V to 99%V_{SUP} with External Feedback Resistors
 - 1.2V, 1.8V, or 3.3V Factory Preset Options
- High-Efficiency, Low-IQ Extends Battery Life
 - 94% Peak Efficiency at 7.4V_{SUP}, 3.3V_{OUT} (2520 Inductor)
 - 9μA I_Q (12V_{SUP}, 1.8V_{OUT} Internal Feedback Version)
 - Selectable Light-Load SKIP and Forced-PWM Modes
- 1MHz or 550kHz Fixed-Frequency Switching
- Hardware or Software Control
 - · Enable Input and Power-OK Output Pins
 - Optional I²C Full Control Interface
- Protection Features
 - Cycle-by-Cycle Inductor Peak Current Limit
 - Short-Circuit Hiccup Mode, UVLO, and Thermal Shutdown Protections
 - · 1ms Default Soft-Start
- Small Size
 - 1.85mm x 1.4mm (0.7mm max. height) WLP
 - 12-Bump, 0.4mm Pitch, 3 x 4 Array

Ordering Information appears at end of data sheet.

Simplified Application Circuit





14V Input, 1.5A High-Efficiency Buck Converter with 9µA IQ

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Application Circuit	1
Absolute Maximum Ratings	6
Package Information	6
12 WLP	6
Electrical Characteristics	8
Typical Operating Characteristics	12
Bump Configuration	17
12 WLP	17
Bump Descriptions	17
Detailed Description	18
Buck Regulator Control Scheme	18
Mode Control	19
SKIP Mode	19
FPWM Mode	19
Buck Enable Control (EN)	
Bias Enable Control (BIASEN)	20
V _L Regulator	20
Soft-Start	
Power-OK (POK) Output	21
Peak Inductor Current Limit	21
Active Discharge Resistor	21
Short-Circuit Protection and Hiccup Mode	
Thermal Shutdown	
Register Reset Condition	21
I ² C Serial Interface	22
Register Map	23
MAX77533	23
Register Details	23
Applications Information	25
Buck Enable Options	25
Always-On	25
Hardware Control	25
Software Control	25
SUP Capacitor Selection	26
Output Capacitor Selection	26

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_Q

TABLE OF CONTENTS (CONTINUED)	
Inductor Selection	27
Setting V _{OUT} and Choosing C _{FF} (MAX77533AEWC)	27
PCB Layout Guidelines	29
Typical Application Circuit(s)	30
External Feedback	30
Internal Feedback, 3.3V Factory Default	30
Internal Feedback, 1.8V Factory Default	31
Internal Feedback, 1.2V Factory Default	31
Ordering Information	31
Revision History	32

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_Q

LIST OF FIGURES	
Figure 1. Buck Control Scheme Diagram	18
Figure 2. Buck Enable Options	25
Figure 3. External Feedback Network	28
Figure 4. PCB Top-Metal and Component Layout Example	29

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_Q

LIST OF TABLES				
Гable 1. Buck Switching Frequency	19			
Table 2. Buck Enable Truth Table	20			
Гable 3. V _L Enable Truth Table	20			
Table 4. I ² C Slave Address Options	22			
Fable 5. Inductor Value vs. Output Voltage	27			
Гable 6. Common Feedback Network Values	28			

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_Q

Absolute Maximum Ratings

SUP to PGND	0.3V to +16V	AGND to PGND	0.3V to +0.3V
EN to PGND	0.3V to V _{SUP} + 0.3V	OUT/FB Short-Circuit Duration	Continuous
BST to LX		LX Continuous Current (Note 1)	1.6A _{RMS}
BST to PGND	0.3V to +17.8V	Continuous Power Dissipation (Multilayer E	Board, $T_A = +70^{\circ}C$
SDA, SCL to PGND	0.3V to +6V	(derate 13.74mW/°C above +70°C)	1099mW
V _L to PGND	0.3V to +2.2V	Operating Ambient Temperature Range	40°C to +85°C
BIASEN, POK to PGND	0.3V to MIN(V _{SUP} +0.3V, +6V)	Junction Temperature	+150°C
OUT/FB to PGND	0.3V to +6V	Soldering Temperature (reflow)	+260°C

Note 1: LX has internal clamp diodes to PGND and SUP. Applications that forward bias these diodes should not exceed the ICs package power dissipation limits.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

12 WLP

Package Code	W121A1+3
Outline Number	<u>21-100250</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	72.82°C/W

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_O



For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{SUP} = V_{EN} = 12V, SKIP mode, V_L = 1.8V, configuration registers in reset, T_A = T_J = -40^{\circ}C$ to +85°C, typical values are at $T_A = T_J = +25^{\circ}C$, unless otherwise noted. Note 2.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
STEP-DOWN CONVERTE	ER						•
SUP Valid Voltage Range	V _{SUP}			3		14	V
SUP Undervoltage Lockout	V _{SUP-UVLO}	V _{SUP} rising		2.8	2.9	3.0	V
SUP Undervoltage- Lockout Hysteresis					300		mV
SUP Shutdown Current	I _{SUP-SHDN}	V _{EN} = V _{BIASEN} = 0\	(device disabled)		1.2	3	μA
SUP Standby Current	I _{SUP-STNBY}	V _{EN} = 0V, V _{BIASEN} and internal logic ena output disabled)	= 1.8V (V _L regulator abled, buck converter		40	60	μA
			V _{OUT} = 3.3V, internal feedback version		14	30	μА
SUP Quiescent Current	I _{SUP-Q}	I _{LOAD} = 0mA, no switching	External feedback version		40	60	
			All versions, FPWM mode		1	1.5	mA
V _L Regulator Voltage	V_{L}	V _{SUP} = 3V to 14V			1.8		V
		3.3V factory-default	V _{SUP} = 12V, I _{LOAD} = 250mA, T _J = +25°C	3.267	3.3	3.333	V
OUT Voltage Accuracy	V _{OUT}	version (V _{OUT-REG} = 3.3V), FPWM mode	V _{SUP} = 4.5V to 14V, I _{LOAD} = 0mA to 1.5A, T _J = -40°C to +85°C	3.234	3.3	3.366	
		External feedback	V _{SUP} = 12V, I _{LOAD} = 250mA, T _J = +25°C	0.792	0.8	0.808	
FB Voltage Accuracy	V _{FB}	version, FPWM mode	$V_{SUP} = 3.0V \text{ to}$ 14V, $I_{LOAD} = 0\text{mA}$ to 1.5A, $T_{J} = -40^{\circ}\text{C}$ to +85°C	0.784	0.8	0.816	V
FB Input Current	I _{FB}	V _{FB} = 0.8V, external feedback version			0.02		μA
OUT/FB Load Regulation		FPWM mode, 0A to 1.5A load, all versions			0.1		%
OUT/FB Line Regulation		V _{SUP} = 3V to 14V, V _{OUT} = 1.8V, FPWM mode, I _{OUT} = 0A to 1.5A			0.02		%/V _{SUP}
		SFT_STRT[1:0] = 0b00			1		
OUT/FB Soft-Start	too	SFT_STRT[1:0] = 0b	001		2		ms
Ramp Time	t _{SS}	SFT_STRT[1:0] = 0b	010		4		1115
		SFT_STRT[1:0] = 0b	011		8		

Electrical Characteristics (continued)

 $(V_{SUP} = V_{EN} = 12V, SKIP mode, V_L = 1.8V, configuration registers in reset, T_A = T_J = -40^{\circ}C$ to +85°C, typical values are at $T_A = T_J = +25^{\circ}C$, unless otherwise noted. Note 2.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
High-Side DMOS On- Resistance	R _{ON-HS}	V _L = 1.8V, I _{LX} = 90n	nA		90	180	mΩ	
Low-Side DMOS On- Resistance	R _{ON-LS}	V _L = 1.8V, I _{LX} = 90n	nA		55	110	mΩ	
High-Side DMOS Peak	1	I _{LX-PLIM} = 500mA (I	_PEAK = 0)	350	500	600	A	
Current Limit	ILX-PLIM	I _{LX-PLIM} = 2000mA	(I_PEAK = 1)	1800	2000	2200	mA	
Low Side DMOS Vellov		Output overloaded (V _{OUT} < 25% of	I _{LX-PLIM} = 500mA (I_PEAK = 0)		250			
Low-Side DMOS Valley Current Threshold	I _{LX-VALLEY}	target), threshold below where on- times are allowed to start.	I _{LX-PLIM} = 2000mA (I_PEAK = 1)		1000		mA	
High-Side DMOS Minimum Current Threshold	I _{LX-PK-MIN}	Inductor current ram MIN in SKIP mode	ps to at least I _{LX-PK} -		200		mA	
Low-Side DMOS Zero- Crossing Threshold	I _{ZX}	SKIP mode			40		mA	
Low-Side DMOS Negative Current-Limit Threshold	INEG	FPWM Mode			-700		mA	
Minimum On-Time	t _{ON-MIN}				100		ns	
Maximum Duty Cycle	D _{MAX}	Dropout condition (V _{SUP} < V _{OUT} target). On-times extend for 16 clocks before LX drives low for 200ns to refresh C _{BST} .			99		%	
			External feedback version	0.9	1	1.1		
Switching Frequency	F _{SW}	FPWM mode	Internal feedback version, V _{OUT-REG} ≥ 1.55V	0.9	1	1.1	MHz	
			Internal feedback version, V _{OUT-REG} ≤ 1.5V		0.55			
Minimum Switching Frequency	F _{SW-MIN}	SKIP mode			1.43		kHz	
Soft-Short Output Voltage Monitor Threshold	V _{OUT-OVRLD}				0.25 x V _{OUT} - REG		V	
	t _{RETRY} due to output		External feedback version		12			
Output-Overloaded Retry (Hiccup) Timer		Switching stopped due to output overload (Note 3)	Internal feedback version, V _{OUT-REG} ≥ 1.55V		12		ms	
		(1000)	Internal feedback version, V _{OUT-REG} ≤ 1.5V		21.8			

Electrical Characteristics (continued)

 $(V_{SUP} = V_{EN} = 12V, SKIP \text{ mode}, V_L = 1.8V, configuration registers in reset, } T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_A = T_J = +25^{\circ}C, \text{ unless otherwise noted. Note 2.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Active Discharge Resistor	R _{AD}	Between OUT and PGND, buck output disabled, active discharge resistor enabled (ADEN = 1), internal feedback versions only	100		Ω	
POWER-OK OUTPUT (PO	OK)					
POK Threshold	V _{POK-RISE}	V _{OUT} rising, expressed as a percentage of V _{OUT-REG}	90	92	94	- %
FOR THESHOLD	V _{POK-FALL}	V _{OUT} falling, expressed as a percentage of V _{OUT-REG}	88	90	92	/6
POK Debounce Timer	t _{POK-DB}	V _{OUT} rising or falling, 1MHz clock frequency		20		μs
POK Leakage Current	I _{POK}	POK = high (high-Z), V _{POK} = 5V, T _A = +25°C			1	μА
POK Low Voltage	V _{POK}	POK = low, sinking 1mA			0.4	V
ENABLE INPUTS (EN, B	ASEN)					
EN Logic High Threshold	V _{EN_HI}		1.1			V
EN Logic Low Threshold	V _{EN_LO}				0.4	V
EN Leakage Current	I _{EN}	V _{EN} = V _{SUP} = 12V		0.1		μA
BIASEN Logic High Threshold	V _{BIASEN_} HI		1.1			V
BIASEN Logic Low Threshold	V _{BIASEN_LO}				0.4	V
SERIAL INTERFACE / I/O	STAGE					
SCL, SDA Input High Voltage	V _{IH}		1.44			V
SCL, SDA Input Low Voltage	V _{IL}				0.54	V
SCL, SDA Input Hysteresis	V _{HYS}			0.3		V
SCL, SDA Input Leakage Current	I _I	V _{SCL} = V _{SDA} = 0V or 1.8V	-1		+1	μΑ
SDA Output Low Voltage	V _{OL}	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance		(Note 4)		10		pF
Input Filter Suppressed Spike Maximum Pulse Width	t _{SP}	(Note 4)		50		ns
SERIAL INTERFACE / TI	MING					
Clock Frequency	f _{SCL}				1	MHz

Electrical Characteristics (continued)

 $(V_{SUP} = V_{EN} = 12V, SKIP \text{ mode, } V_L = 1.8V, \text{ configuration registers in reset, } T_A = T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ typical values are at } T_A = T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted. Note 2.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time between STOP and START Condition	t _{BUF}		0.5			μѕ
Setup Time REPEATED START Condition	t _{SU;STA}		260			ns
Hold Time REPEATED START Condition	^t HD;STA		260			ns
SCL Low Period	t _{LOW}		500			ns
SCL High Period	^t HIGH		260			ns
Data Setup Time	t _{SU;DAT}		50			ns
Data Hold Time	t _{HD;DAT}		0			μs
Setup Time for STOP Condition	tsu;sто		260			ns
THERMAL PROTECTION						
Thermal Shutdown	T _{SHDN}	Junction temperature rising		+165		°C
Thermal-Shutdown Hysteresis				+15		°C


Note 2: The MAX77533 is tested under pulsed load conditions such that $T_A \approx T_J$. Min/Max limits are 100% production tested at $T_A = +25^{\circ}\text{C}$. Limits over the operating temperature range are guaranteed by design and characterization using statistical quality control methods. Note that the maximum ambient temperature consistent with this specification is determined by specific operating conditions, board layout, rated package thermal impedance, and other environmental factors.

Note 3: See the Short-Circuit Protection and Hiccup Mode section.


Note 4: Design guidance only. Not production tested.

Typical Operating Characteristics


 $(V_{SUP} = 12V, V_{OUT} = 1.8V, L = 2.2\mu H (MURATA 2520 case size), SKIP Mode, I_{LX-PLIM} = 2A, T_A = +25°C, internal feedback version (unless otherwise noted).)$




 $(V_{SUP} = 12V, V_{OUT} = 1.8V, L = 2.2\mu H (MURATA 2520 case size), SKIP Mode, I_{LX-PLIM} = 2A, T_A = +25°C, internal feedback version (unless otherwise noted).)$




 $(V_{SUP} = 12V, V_{OUT} = 1.8V, L = 2.2\mu H (MURATA 2520 case size), SKIP Mode, I_{LX-PLIM} = 2A, T_A = +25°C, internal feedback version (unless otherwise noted).)$





 $(V_{SUP} = 12V, V_{OUT} = 1.8V, L = 2.2\mu H (MURATA 2520 case size), SKIP Mode, I_{LX-PLIM} = 2A, T_A = +25°C, internal feedback version (unless otherwise noted).)$





 $(V_{SUP} = 12V, V_{OUT} = 1.8V, L = 2.2\mu H (MURATA 2520 case size), SKIP Mode, I_{LX-PLIM} = 2A, T_A = +25^{\circ}C$, internal feedback version (unless otherwise noted).)















Bump Configuration

12 WLP



Bump Descriptions

PIN	NAME	FUNCTION
A1	BST	High-Side FET Driver Supply. Connect a 0.22µF ceramic capacitor between BST and LX.
A2	SUP	Buck Supply Input. Bypass to PGND with a 4.7µF ceramic capacitor as close to the IC as possible.
A3	LX	Switching Node. LX is high-impedance when the converter is disabled.
A4	PGND	Power Ground. Connect to AGND on the PCB.
B4	AGND	Quiet Ground. Connect to PGND on the PCB.
C4	OUT/FB	Internal Feedback Versions: Output Voltage Sense Input. Connect to the positive voltage side of the output capacitors to regulate the buck output voltage. External Feedback Version: Feedback Sense Input. Connect a resistor voltage divider between the converter's output and AGND to set the output voltage. Connect a 5.6pF feed-forward capacitor between the converter's output and FB. Do not route FB close to sources of EMI or noise.
C2	VL	Low-Voltage Internal IC Supply Output. Bypass to AGND with a 2.2µF ceramic capacitor. Do not load this pin externally.
В3	POK	Open-Drain Power-OK Output. An external pullup resistor ($10k\Omega$ to $100k\Omega$) is required to use this pin. Leave this pin unconnected if unused.
B2	EN	Enable Input. Drive EN above $V_{\text{EN_HI}}$ to enable the buck output. Drive EN to PGND to disable. EN is compatible with the SUP voltage domain. If using I ² C to control the buck, the enable bit (EN_BIT) interacts with the EN pin. See the <u>Buck Enable Control (EN)</u> section.
C3	BIASEN	Bias Enable Input. Enables the I 2 C interface without enabling the buck output. Drive BIASEN above V _{BIASEN} HI to enable the I 2 C interface. Drive to PGND to disable. See the <u>Bias Enable Control (BIASEN)</u> section for more information.
B1	SDA	I ² C Serial Interface Data. Connect to PGND if not used.
C1	SCL	I ² C Serial Interface Clock. Connect to PGND if not used.

Detailed Description

The MAX77533 is a small, high-efficiency 1.5A step-down (buck) DC-DC converter. The step-down converter uses synchronous rectification and internal current-mode compensation. The buck operates on a supply voltage between 3V and 14V. Output voltage is configurable through I 2 C from 0.8V to 5V or external programming resistors between 1.55V and 99% of V $_{SUP}$. Factory-default voltage options of 1.2V, 1.8V, and 3.3V are available (see the *Ordering Information* table). The buck utilizes an ultra-low quiescent current (I $_Q$) SKIP mode (9 μ A typ for 1.8V $_{OUT}$) that maintains very high-efficiency at light loads.

Buck Regulator Control Scheme

The step-down converter uses a PWM peak current-mode control scheme with a high-gain architecture. Peak current-mode control provides precise control of the inductor current on a cycle-by-cycle basis and inherent compensation for supply voltage variation.

On-times (MOSFET Q1 on) are started by a fixed-frequency clock and terminated by a PWM comparator. See <u>Figure 1</u>. When an on-time ends (starting an off-time) current conducts through the low-side MOSFET (Q2 on). Shoot-through current from SUP to PGND is avoided by introducing a brief period of dead time between switching events when neither MOSFET is on. Inductor current conducts through Q2's intrinsic body diode during dead time.

The PWM comparator regulates V_{OUT} by controlling duty cycle. The negative input of the PWM comparator is a voltage proportional to the actual output voltage error. The positive input is the sum of the current-sense signal through MOSFET Q1 and a slope-compensation ramp. The PWM comparator ends an on-time when the error voltage becomes less than the slope-compensated current-sense signal. On-times begin again due to a fixed-frequency clock pulse. The controller's compensation components and current-sense circuits are integrated. This reduces the risk of routing sensitive control signals on the PCB.

A high-gain architecture is present in the controller design. The feedback uses an integrator to eliminate steady-state output voltage error while the converter is conducting heavy loads. See the <u>Typical Operating Characteristics</u> section for information about the converter's typical voltage regulation behavior versus load.




Figure 1. Buck Control Scheme Diagram

Mode Control

Write the MODE bit to 0 to enable SKIP mode. Write MODE to 1 to enable forced-PWM (FPWM) mode. The default value of MODE is 0 (SKIP).

SKIP Mode

SKIP mode causes discontinuous inductor current at light loads by forcing the low-side MOSFET (Q2) off if inductor current falls below I_{ZX} (40mA typ) during an off-time. This prevents inductor current from sourcing back to the input (SUP) and enables high-efficiency by reducing the total number of switching cycles required to regulate the output voltage.

When the load is very light and the output voltage is in regulation, then the converter automatically transitions to standby mode. In this mode, the LX node is high-impedance and the converter's internal circuit blocks are deactivated to reduce I_Q consumption. Output voltage typically rests 2.5% above the regulation target in standby mode. A low-power comparator monitors the output voltage during standby. The converter reactivates and starts switching again when V_{OUT} drops below 102% of regulation target.

FPWM Mode

The low-side MOSFET (Q1) current-limit threshold is I_{NEG} (-700mA typ) in FPWM mode, which allows the converter to switch at constant frequency at light loads. The buck has the best possible load-transient response in this mode at the cost of higher I_Q consumption. Use FPWM for applications that do not require low- I_Q and/or when heavy load transients are expected. Switching frequency is fixed by an internal oscillator in FPWM mode. See <u>Table 1</u>.

Table 1. Buck Switching Frequency

FEEDBACK	OUTPUT VOLTAGE	SWITCHING FREQUENCY (F _{SW})
External (V _{OUT} set by resistors)	1.55V to 99%V _{SUP}	1MHz
Internal (V _{OUT} set by serial interface)	1.55V to 5V	1MHz
Internal (V _{OUT} set by serial interface)	0.8V to 1.5V	550kHz

Buck Enable Control (EN)

Raise the EN pin voltage above V_{EN HI} (or tie to SUP) to enable the buck output. Lower EN to PGND to disable.

When using I²C to control the device, the EN pin interacts with the enable bit (EN_BIT). The logical relationship between the EN pin and EN_BIT is by default an OR. Use the EN_LOGIC bit to change this relationship to a logical AND. See Table 2.

Table 2. Buck Enable Truth Table

EN_LOGIC (BIT)	EN (PIN)	EN_BIT (BIT)	виск оитрит
	0	0	OFF
0	0	1	ON
(logical OR)	1	0	ON
	1	1	ON
	0	0	OFF
1	0	1	OFF
(logical AND)	1	0	OFF
	1	1	ON

The reset state (default state) of EN_BIT and EN_LOGIC is 0. This means that the default relationship between the enable pin and the enable bit is a logical OR.

Bias Enable Control (BIASEN)

BIASEN is an active-high digital input that enables the device's V_L regulator and I^2C serial interface. Raise BIASEN above $V_{BIASEN\ HI}$ to activate the serial interface. Lower BIASEN to PGND to deactivate.

Serial I²C reads and writes may happen while SUP is valid and BIASEN is high regardless of whether the buck output is on or off. This allows the host controller to change the device's configuration registers before enabling the buck output.

When the device is enabled through the EN pin, the BIASEN signal is a don't care. See Table 3.

Table 3. V_L **Enable Truth Table**

EN (PIN)	BIASEN (PIN)	V _L AND I ² C SERIAL INTERFACE
0	0	OFF
0	1	ON
1	X	ON

V_L Regulator

An integrated 1.8V linear regulator (V_L) provides power to low-voltage internal circuit blocks and switching FET gate drivers. V_L activates according to <u>Table 3</u>.

SUP powers V_L for the internal feedback versions of the device when $V_{OUT\text{-}REG}$ is < 1.8V. If $V_{OUT\text{-}REG}$ is \geq 1.8V, then the V_L regulator power input switches from SUP to OUT after the buck soft-start ramp finishes and POK = 1. Switching V_L 's input to OUT utilizes the buck's high-efficiency to power the linear regulator (as opposed to SUP) and improves the device's total power efficiency. SUP permanently powers V_L for the external feedback version of the device.

Do not load V_L externally for any MAX77533 version. The V_L regulator activates whenever EN or BIASEN is high. Connect a $2.2\mu F$ ceramic capacitor from V_L to ground on the PCB.

Soft-Start

The device has an internal soft-start timer (t_{SS}) that controls the ramp time of the output as the converter is starting. Soft-start limits inrush current during buck startup. SFT_STRT[1:0] programs t_{SS} to 1ms/2ms/4ms/8ms. The default value of SFT_STRT[1:0] can be programmed at the factory. The converter soft-starts every time the buck enables, exits a UVLO condition, and/or retries from an overcurrent (hiccup) or overtemperature condition.

Power-OK (POK) Output

The device features an active-high, open-drain POK output to monitor the output voltage. POK requires an external pullup resistor (typically $10k\Omega$ to $100k\Omega$). POK goes high (high-impedance) after the buck converter output increases above 92% (V_{POK-RISE}) of the target regulation voltage (V_{OUT-REG}) and the soft-start ramp is done. POK goes low when the output drops below 90% (V_{POK-FALL}) of target or when the buck is disabled.

Peak Inductor Current Limit

The buck converter's high-side MOSFET peak current limit ($I_{LX-PLIM}$) is register programmable. Applications can use $I_{LX-PLIM}$ programmability to ensure that the converter never exceeds the saturation current rating of the inductor on the PCB.

Program the I_PEAK bit to 0 to set $I_{LX-PLIM}$ to 500mA. Program I_PEAK to 1 to set $I_{LX-PLIM}$ to 2000mA. The default value is 1 (2000mA).

Active Discharge Resistor

The device integrates a 100Ω active discharge resistor (R_{AD}) between OUT and PGND that discharges the output capacitor when the buck is disabled. Write ADEN = 1 through I²C to enable the active discharge resistor function. The default value of ADEN can be programmed at the factory. The active discharge function is permanently disabled for the external feedback version of the device.

R_{AD} discharges the output capacitor for 16383 clock periods when ADEN = 1 and the buck is disabled.

- For V_{OUT-REG} ≥ 1.55V, this is approximately 16ms.
- For V_{OUT-REG} ≤ 1.5V, this is approximately 30ms.

The OUT pin returns to a high-impedance state after this time.

Short-Circuit Protection and Hiccup Mode

The device has fault protection designed to protect itself from abnormal conditions. If the output is overloaded, cycle-by-cycle current limit prevents inductor current from increasing beyond I_{LX-PLIM}.

The buck stops switching if V_{OUT} falls to less than 25% of programmed $V_{OUT-REG}$ and 15 consecutive on-times are ended by current limit. After switching stops, the buck waits for t_{RETRY} before attempting to soft-start again (hiccup mode). While V_{OUT} is less than 25% of target, the converter prevents new on-times if the inductor current has not fallen below $I_{LX-VALLEY}$. This prevents inductor current from increasing uncontrollably due to the short-circuited output.

Thermal Shutdown

The device has an internal thermal protection circuit which monitors die temperature. The temperature monitor disables the buck if the die temperature exceeds T_{SHDN} (165°C typ). The buck soft-starts again after the die temperature cools by approximately 15°C.

Register Reset Condition

The device's internal configuration registers reset to their default values if V_{SUP} falls below the UVLO falling threshold ($V_{SUP-UVLO}$ minus UVLO hysteresis, 2.6V typ). Contact the factory to request a version of the device that holds configuration registers in reset if BIASEN is low.

I²C Serial Interface

All MAX77533 versions feature a revision 3.0 I^2C -compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77533 is a slave-only device that relies on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. I^2C is an open-drain bus, and therefore, SDA and SCL require pullups.

The device's I²C-communication controller implements 7-bit slave addressing. An I²C bus master initiates communication with the slave by issuing a START condition followed by the slave address. The slave address is factory-programmable to one of four options (see <u>Table 4</u>). All slave addresses not mentioned in <u>Table 4</u> are not acknowledged.

The device uses 8-bit registers with 8-bit register addressing. They support standard communication protocols: (1) Writing to a single register (2) Writing to multiple sequential registers with an automatically incrementing data pointer (3) Reading from a single register (4) Reading from multiple sequential registers with an automatically incrementing data pointer. For additional information on the I²C protocols, refer to the <u>MAX77503 I²C Implementer's Guide</u> and/or the I²C specification that is freely available on the internet.

Table 4. I²C Slave Address Options

7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS				
0x1E	0x3C	0x3D				
0b 001 1110	0b 0011 1100	0b 0011 1101				
0x24	0x48	0x49				
0b 010 0100	0b 0100 1000	0b 0100 1001				
0x37	0x6E	0x6F				
0b 011 0111	0b 0110 1110	0b 0110 1111				
0x77	0xEE	0xEF				
0b 111 0111	0b 1110 1110	0b 1110 1111				
See the Ordering Information table for the slave address associated with each part number.						

Register Map

MAX77533

ADDRESS	NAME	MSB						LSB
Configuration Registers								
0x00	CONFIG_A[7:0]	RSVD	ADEN	SFT_STRT[1:0]	I_PEAK	MODE	EN_LOG IC	EN_BIT
0x01	CONFIG_B[7:0]	RSVD	V_OUTREG[6:0]					

Register Details

CONFIG A (0x00)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	ADEN	SFT_ST	RT[1:0]	I_PEAK	MODE	EN_LOGIC	EN_BIT
Reset	0b0	OTP	0	ГР	0b1	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Bit is a don't care.	N/A
ADEN	6	Active discharge resistor enable. This function is only available in the internal feedback versions of the device. This function is permanently disabled in the external feedback version (bit is a <i>don't care</i>).	0 = disabled 1 = enabled
SFT_STRT	5:4	Soft-start control. Sets the buck converter's startup ramp time (t_{SS}) .	00 = 1ms 01 = 2ms 10 = 4ms 11 = 8ms
I_PEAK	3	High-side DMOS peak current-limit threshold control. Sets peak LX current limit (I _{LX-PLIM}).	0 = 500mA 1 = 2000mA
MODE	2	Buck converter mode control.	0 = SKIP mode 1 = FPWM mode
EN_LOGIC	1	Enable logic control bit. Determines the logical relationship between EN_BIT (enable bit) and EN (enable pin).	0 = logical <i>OR</i> relationship 1 = logical <i>AND</i> relationship
EN_BIT	0	Buck enable bit.	0 = disabled 1 = enabled

CONFIG_B (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RSVD		V_OUTREG[6:0]					
Reset	0b0		0x08 / 0x14 / 0x32 (See the Ordering Information table)					
Access Type	Write, Read		Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Bit is a don't care.	N/A

14V Input, 1.5A High-Efficiency Buck Converter with 9µA I_Q

BITFIELD	BITS	DESCRIPTION	DECODE
V_OUTREG	6:0	Output Voltage Control (internal feedback versions only). Sets V _{OUT-REG} . Programmable in 50mV per LSB from 0x00 (0.8V) to 0x54 (5V). The default value of this register is preset for internal feedback versions of the device. See the Ordering Information section. Overwriting the default value sets a new target output voltage. This register is a <i>don't care</i> for the external feedback version of the device. Avoid changing this bitfield while the converter is both enabled and loaded. Increasing the V _{OUT} target while the buck is supplying load may cause the converter to enter hiccup mode.	0x00 = 0.80V 0x01 = 0.85V 0x02 = 0.90V 0x08 = 1.20V 0x14 = 1.80V 0x32 = 3.30V 0x53 = 4.95V 0x54-0x7F = 5.0V

Applications Information

Buck Enable Options

The MAX77533 offers a high degree of control flexibility. See Figure 2 for suggested methods of controlling the buck converter.




Figure 2. Buck Enable Options

Always-On

Strap the EN pin to SUP to configure the device in an *always-on* configuration. See <u>Figure 2</u> (left). The buck converter activates whenever V_{SUP} is valid and $T_J < T_{SHDN}$.

Hardware Control

Drive the EN pin externally to control the buck. See <u>Figure 2</u> (center). The buck converter activates whenever $V_{EN} > V_{EN \ HI}$ (1.1V min), $T_J < T_{SHDN}$, and V_{SUP} is valid.

The default relationship between the EN pin and the EN BIT is a logic OR. See Table 2 for more details.

Software Control

Use the I²C serial interface to control the buck by connecting SDA and SCL to a serial host. See Figure 2 (right).

Assert BIASEN logic high to first activate the I²C serial interface. The serial host can now do the following:

- Set the target output voltage, V_{OUT-REG} (internal feedback versions only).
- Set the desired soft-start time, t_{SS}.
- Set the peak inductor current limit, I_{LX-PLIM}.
- Enable the buck output using EN_BIT.
- Change the converter mode (SKIP/FPWM) dynamically.
- Control the active discharge resistor (internal feedback versions only).

See the $\underline{I^2C\ Serial\ Interface}$ and $\underline{Register\ Map}$ sections for more information. Configuration registers reset if V_{SUP} falls below $V_{SUP-UVLO}$ (2.6V typ). Contact the factory to request a version of the device that holds configuration registers in reset if BIASEN is low.

SUP Capacitor Selection

Choose the input capacitor (C_{SUP}) to be a 4.7 μ F nominal capacitor that maintains 1 μ F effective capacitance at its working voltage. Larger values improve the decoupling of the buck converter, but increase inrush current from the voltage supply when connected. C_{SUP} reduces the current peaks drawn from the input power source during buck operation and reduces switching noise in the system. The ESR/ESL of C_{SUP} and its series PCB trace should be very low (i.e., <15 $m\Omega$ + <2mH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet. Refer to <u>Tutorial 5527</u> for more information.

Output Capacitor Selection

Sufficient output capacitance (C_{OUT}) is required for stable operation of the buck. Choose the effective C_{OUT} to be $30\mu F$ minimum.

Effective C_{OUT} is the actual capacitance value seen by the buck output during operation. Choose effective C_{OUT} carefully by considering the capacitor's intial tolerance, variation with temperature, and derating with DC bias. Refer to *Tutorial* 5527 for more information.

Larger values of C_{OUT} (above the required effective minimum) improve load transient performance, but increase the input surge currents during soft-start and output voltage changes. The output filter capacitor must have low enough ESR to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple in continuous conduction mode. Therefore, the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple ($V_{RIPPLE(P-P)}$) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD} \times LIR$$

where LIR is the inductor's ripple current to average current ratio. Compute LIR with Equation 1.

Equation 1:

$$LIR = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times F_{SW} \times I_{LOAD} \times L}$$

where I_{LOAD} is the buck's output current in the particular application (1.5A max), V_{IN} is the application's input voltage, and F_{SW} is the switching frequency (see <u>Table 1</u>).

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

Inductor Selection

Choose an inductor with a saturation current greater than or equal to the maximum peak current limit setting ($I_{LX-PLIM}$). Inductors with lower saturation current and higher DCR ratings tend to be physically small. Higher values of DCR reduce buck efficiency. Choose the RMS current rating of the inductor (the current at which temperature rises appreciably) based on the system's expected load current.

Choose an inductor value based on the VOUT setting. See <u>Table 5</u>.

Table 5. Inductor Value vs. Output Voltage

V _{OUT} RANGE	INDUCTOR VALUE (µH)
V _{OUT} ≤ 2.5V	2.2
2.5V < V _{OUT} ≤ 5.6V	4.7
5.6V < V _{OUT} ≤ 7.75V	6.8
7.75V < V _{OUT} ≤ 12V	10
V _{OUT} > 12V	15

The chosen inductor value (L) should ensure that the peak inductor ripple current (I_{PEAK}) is below the high-side MOSFET peak current limit (I_{LX-PLIM}) so that the buck can maintain voltage regulation over load.

Use Equation 2 and Equation 3 to compute IPEAK. If IPEAK is greater than ILX-PLIM then increase the inductor value.

Equation 2:

$$I_{P-P} = \frac{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}{V_{IN} \times F_{SW} \times L}$$

Equation 3:

$$I_{PEAK} = I_{LOAD} + \frac{I_{P-P}}{2}$$

where I_{LOAD} is the buck's output current in the particular application (1.5A max), V_{IN} is the application's largest expected input voltage (14V max), and F_{SW} is the switching frequency (see <u>Table 1</u>).

Setting V_{OUT} and Choosing C_{FF} (MAX77533AEWC)

The external feedback version of the device (MAX77533AEWC) uses resistors to set the output voltage between 1.55V and 99% of the input voltage. Connect a resistor divider between V_{OUT} , FB, and AGND as shown in Figure 3. One percent tolerance resistors (or better) are recommended to maintain high output accuracy. Choose R_{TOP} (V_{OUT} to FB) to be 10k Ω . Calculate the value of R_{BOT} (FB to AGND) for a desired output voltage with Equation 4.

Equation 4:

$$R_{BOT} = \frac{R_{TOP}}{\left|\frac{V_{OUT}}{V_{FB}} - 1\right|}$$

where V_{FB} is 0.8V and V_{OUT} is the desired output voltage.




Figure 3. External Feedback Network

Choose the feed-forward capacitor (C_{FF}) value to be 100pF. C_{FF} is required to compensate the feedback network and maintain stability. Table 6 lists common feedback network combinations for various output voltages.

Table 6. Common Feedback Network Values

OUTPUT VOLTAGE TARGET (V)	R _{TOP} (kΩ)	R _{BOT} (kΩ)	C _{FF} (pF)
1.55	10	10.7	100
1.85	10	7.68	100
2.05	10	6.34	100
2.5	10	4.75	100
3.0	10	3.65	100
3.3	10	3.24	100
3.5	10	2.94	100
5	10	1.91	100
5.6	10	1.65	100

No external feedback network is required for the internal feedback versions (MAX77533BEWCxx) of the device. For these versions, change the bits in V_OUTREG[6:0] to program the output voltage between 0.8V and 5V in 50mV steps per LSB.

PCB Layout Guidelines

Careful circuit board layout is critical to achieve low switching power losses and clean, stable operation. Figure 4 shows an example PCB top-metal layout for the internal feedback version of the device.

Follow these guidelines when designing the PCB:

- 1. Place the SUP capacitor immediately next to the SUP pin of the device. Since the device operates at 1MHz switching frequency, this placement is critical for effective decoupling of high-frequency noise from the SUP pin.
- 2. Place the inductor and output capacitor close to the device and keep the loop area of switching current small.
- 3. Make the trace between LX and the inductor short and wide. Do not take up an excessive amount of area. The voltage on this node switches very quickly and additional area creates more radiated emissions.
- 4. The trace between BST and C_{BST} should be as short as possible.
- 5. Connect PGND and AGND together at the return terminal of the output capacitor. Do not connect them anywhere else
- 6. Keep the power traces and load connections short and wide. This practice is essential for high-efficiency.
- 7. Place the $V_{\rm I}$ capacitor ground next to the AGND pin and connect with a short and wide trace.






Figure 4. PCB Top-Metal and Component Layout Example

Typical Application Circuit(s)

External Feedback




Internal Feedback, 3.3V Factory Default




Typical Application Circuit(s) (continued)

Internal Feedback, 1.8V Factory Default



Internal Feedback, 1.2V Factory Default



Ordering Information

PART NUMBER	VOLTAGE FEEDBACK	DEFAULT OUTPUT VOLTAGE (V _{OUT-REG})	DEFAULT SOFT- START TIME (t _{SS})	DEFAULT ACTIVE DISCHARGE (ADEN)	I ² C ADDRESS (7-BIT)
MAX77533AEWC+	External	N/A (external resistors)	1ms	N/A (permanently disabled)	0x1E
MAX77533BEWC33+	Internal	3.3V	1ms	enabled	0x1E
MAX77533BEWC18+*	Internal	1.8V	1ms	enabled	0x24
MAX77533BEWC12+*	Internal	1.2V	1ms	enabled	0x37

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}Future product—contact factory for availability.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/20	Initial release	_

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.