Interfacing the HCTL-20XX to the Intel 8051

Application Brief M-017

Introduction
The HCTL-2000, 2016, and 2020 are CMOS ICs that provide a noise filter, quadrature decoder, counter, and bus interface on a single chip. This family of ICs is designed to improve system performance by removing the burden of quadrature decoding from the processor. The HCTL-2000 has a 12-bit counter and the HCTL-2016 and HCTL-2020 have 16-bit counters.

This application brief discusses what is required to interface the HCTL-20XX family to an Intel 8051 microcontroller bus. The hardware interface is shown in Figure 2. The address decoder in this circuit consists of a single 8-input NAND gate which is used to decode the base address of 0FEXXXH. This address is purely arbitrary and the user could substitute their own address decoder circuitry to select any arbitrary address in the 8051's external address space. The SEL line can also be connected to any arbitrary address line.

The decoded address signal is ANDed together with the processor RD signal to form the HCTL-20XX OE signal. When this signal is active the HCTL-20XX places the selected count byte on the data bus. The timing for these signals is shown in Figure 1.

The HCTL-20XX has internal inhibit logic circuitry and latches to guarantee that the 16-bit count is held stable while both 8-bit halves of this count are read by the processor. For proper operation of this circuitry the processor should read the high byte first (SEL = 0) and then the low byte (SEL = 1). This sequence can be seen in the code listings provided with this application brief.

The interfaces for the HCTL-2000, 2016, and 2020 are identical. The HCTL-2020 also provides additional signal for cascading external counters. This is helpful for designs which require more than a 16-bit counter. For more information on these ICs please see the HCTL-20XX data sheet.

**Figure 1. HCTL-20XX/8051 Read Cycle Timing**

OE = RD ⋅ ADDRDEC

SEL = AB

READ HIGH BYTE

INHIBIT LOGIC

ACTIVATED

READ LOW BYTE

FIRST RESET CONDITION

FOR INHIBIT LOGIC

READ INHIBIT LOGIC

SECOND RESET CONDITION

FOR INHIBIT LOGIC

MUST HAVE AT LEAST 1 COMPLETE HCTL-20XX CLOCK CYCLE DURING THE 400 ns RD PULSES

400 ns

203 ns

400 ns

203 ns
Figure 2. 8051/HCTL-2000 Bus Interface
HCTL-20XX INTERFACE ROUTINES

This software assumes the following:

1) The HCTL-20XX base address is 0FE00H
2) The SEL line is connected to A8
3) The reset line is connected to P1.0

HCTL-2000 EQUATES

; INTERNAL MEMORY ALLOCATION
COUNTH EQU 030H ; Position count - high byte
COUNTL EQU 031H ; Position count - low byte

; HCTL-2000 I/O ADDRESSES
H2000H EQU 0FF00H ; HCTL-2000 port address - high byte
H2000L EQU 0FE00H ; HCTL-2000 port address - low byte

SUBROUTINE RD2000

This subroutine reads the 16 bit count value from the HCTL-2000 and stores it in internal memory locations COUNTH and COUNTL.

RD2000: MOV DPTR,#H2000H ; Select high byte of HCTL-2000
        MOVX A,@DPTR
        MOV COUNTH,A ; Store in internal RAM
        MOV DPTR,#H2000L ; Select low byte of HCTL-2000
        MOVX A,@DPTR
        MOV COUNTL,A ; Store in internal RAM
        RET

SUBROUTINE RS2000

This subroutine resets the HCTL-2000
This subroutine assumes that the HCTL-2000 reset line is connected to P1.0 on the 8051.

RS2000: CLRP1.0 ; Bring HCTL-2000 reset line low
        SETBP1.0 ; Bring HCTL-2000 reset line high
        RET