


Silicon Carbide MOSFET N-Channel Enhancement Mode

 V_{DS} = 1200 V $R_{DS(ON)(Typ.)}$ = 75 mΩ I_{D} (Tc = 100°C) = 30 A

Features

- G3R[™] Technology +15 V / -5 V Gate Drive
- Superior Q_G x R_{DS(ON)} Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Body Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures
- Optimized Package with Separate Driver Source Pin



Advantages

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capability
- Superior Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

Applications

- Solar Inverters
- EV/HEV Charging
- UPS
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- Motor Drives
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V _{DS(max)}	$V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$	1200	V	
Gate-Source Voltage (Dynamic)	V _{GS(max)}	·	-10 / +20	V	
Gate-Source Voltage (Static)	V _{GS(op)}	Recommended Operation	-5 / +15	V	
		$T_C = 25^{\circ}C, V_{GS} = -5 / +15 V$	42		
Continuous Forward Current	I_{D}	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	30	Α	Fia 1E
		$T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$	22		Fig. 15
Pulsed Drain Current	I _{D(pulse)}	t _P ≤ 10µs, D ≤ 1%, Note 1	80	Α	Fig. 14
Power Dissipation	P _D	T _c = 25°C	224	W	Fig. 16
Operating and Storage Temperature	T _j , T _{stg}		-55 to 175	°C	

Thermal/Package Characteristics							
Symbol	Conditions	Values			Unia	Note	
		Min.	Тур.	Max.	Unit	Note	
R_{thJC}			0.55	0.67	°C/W	Fig. 13	
WT			1.45		g		
	Symbol R _{thJC}	Symbol Conditions R _{thJC}	Symbol Conditions Min.	$\begin{tabular}{c} Symbol & Conditions & \hline \hline & Values \\ \hline Min. & Typ. \\ \hline R_{thJC} & 0.55 \\ \hline \end{tabular}$	$\begin{tabular}{c cccc} Symbol & Conditions & \hline & Values \\ \hline Min. & Typ. & Max. \\ \hline R_{thJC} & 0.55 & 0.67 \\ \hline \end{tabular}$	$\begin{tabular}{c cccc} Symbol & Conditions & \hline & Values & & Unit \\ \hline Min. & Typ. & Max. \\ \hline R_{thJC} & 0.55 & 0.67 & ^{\circ}C/W \\ \hline \end{tabular}$	

Note 1: Pulse Width t_P Limited by $T_{i(max)}$





Electrical Characteristics (At T _C = 25°C Unless Otherwise Stated)							
Dawanatan			Values				
Parameter	Symbol	Conditions	Min.	Тур.	Max.	— Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$	1200			٧	
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V		1		μΑ	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = -10 \text{ V}$			100 -100	nA	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 7.5 \text{ mA}$ $V_{DS} = V_{GS}, I_D = 7.5 \text{ mA}, T_j = 175^{\circ}\text{C}$		2.69 2.05		٧	Fig. 9
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_D = 20 \text{ A}$ $V_{DS} = 10 \text{ V, } I_D = 20 \text{ A, } T_j = 175 ^{\circ}\text{C}$		8.3 9.3		S	Fig. 4
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} = 15 V, I_D = 20 A V_{GS} = 15 V, I_D = 20 A, T_j = 175°C		75 103	90	mΩ	Fig. 5-8
Input Capacitance	Ciss			1560			
Output Capacitance	Coss	-		60		pF	Fig. 11
Reverse Transfer Capacitance	Crss	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$ - f = 1 MHz, $V_{AC} = 25 \text{mV}$		9.6			
Coss Stored Energy	E _{oss}	- 1 - 1 WITTZ, VAC - 25IIIV		24		μJ	Fig. 12
Coss Stored Charge	Qoss	_		85		nC	
Gate-Source Charge	Q _{gs}	V _{DS} = 800 V, V _{GS} = -5 / +15 V		17			
Gate-Drain Charge	Q_{gd}	I _D = 20 A		20		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		54		-	
Internal Gate Resistance	R _G (int)	f = 1 MHz, V _{AC} = 25 mV		1.8		Ω	

Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	UIIIL	More
Diode Forward Voltage	V_{SD}	V_{GS} = -5 V, I_{SD} = 10 A		4.9		V	Fig.
	V SD	$V_{GS} = -5 \text{ V, } I_{SD} = 10 \text{ A, } T_j = 175^{\circ}\text{C}$		4.4		V	17-18
Continuous Diode Forward Current	Is	V_{GS} = -5 V, T_c = 100°C	19			Α	
Diode Pulse Current	I _{S(pulse)}	V _{GS} = -5 V, Note 1		76		Α	



Figure 1: Output Characteristics (T_i = 25°C)





Figure 2: Output Characteristics (T_i = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \ \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 20 A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \ \mu s; V_{GS} = 15 \ V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 20 A; V_{GS} = 15 V$


Figure 8: On-State Resistance v/s Gate Voltage



 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \ \mu s; I_D = 20 \ A$








 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 7.5 \text{ mA}$

Figure 10: Gate Charge Characteristics



 $I_D = 20 \text{ A}$; $V_{DS} = 800 \text{ V}$; $T_c = 25^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage






Figure 12: Output Capacitor Stored Energy



 $E_{oss} = f(V_{DS})$




Figure 13: Transient Thermal Impedance



 $Z_{th,jc} = f(t_P,D); D = t_P/T$

Figure 14: Safe Operating Area ($T_c = 25$ °C)



 $I_D = f(V_{DS}, t_P); T_j \le 175^{\circ}C; D = 0$

Figure 15: Current De-rating Curve




Figure 16: Power De-rating Curve








Figure 17: Body Diode Characteristics (T_j = 25°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 18: Body Diode Characteristics (T_i = 175°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 19: Third Quadrant Characteristics (T_j = 25°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$

Figure 20: Third Quadrant Characteristics (T_j = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \ \mu s$





NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R75MT12J/G3R75MT12J_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R75MT12J/G3R75MT12J_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R75MT12J/G3R75MT12J_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

Revision History

Date	Revision	Comments	Supersedes
Aug. 25, 2020	Rev 2	Recommended Gate Voltage Changed from +20 V/-5 V to +15 V/-5 V	Rev 1
Jun. 2, 2020	Rev 1	Initial Release	



www.genesicsemi.com/sic-mosfet/

