

### Two-Channel, 153.6 ksps, Low Noise 24-Bit Delta-Sigma ADC with Internal Voltage Reference

#### **Features**

- One Differential or Two Single-Ended Input Channels
- 24-Bit Resolution
- Programmable Data Rate: Up to 153.6 ksps
- Programmable Gain: 0.33x to 64x
- 106.7 dB SINAD, -116 dBc THD, 120 dBc SFDR (Gain = 1x, 4800 SPS)
- · Low-Temperature Drift:
  - Offset error drift: 4/Gain nV/°C (AZ MUX = 1)
  - Gain error drift: 0.5 ppm/°C (Gain = 1x)
- Low Noise: 90 nV<sub>RMS</sub> (Gain = 16x,12.5 SPS)
- · RMS ENOB: Up to 23.3 Bits
- · Wide Input Voltage Range: 0V to AVDD
- Selectable Internal 2.4V Voltage Reference with 15 ppm/°C Drift
- · Differential Voltage Reference Inputs
- · Internal Oscillator or External Clock Selection
- Ultra-Low Full Shutdown Current Consumption (< 2.4 μA)</li>
- · Internal Temperature Sensor
- Burnout Current Sources for Sensor Open/Short Detection
- 24-Bit Digital Offset and Gain Error Calibration Registers
- Internal Conversions Sequencer (SCAN mode) for Automatic Multiplexing
- · Advanced Security Features:
  - 16-bit CRC for secure SPI communications
  - 16-bit CRC and IRQ for securing configuration
  - Register map lock with 8-bit secure key
  - Monitor controls for system diagnostics
- 20 MHz SPI-Compatible Interface with Mode 0,0 and 1,1
- AV<sub>DD</sub>: 2.7V-3.6V
- DV<sub>DD</sub>: 1.8V-3.6V
- Extended Temperature Range: -40°C to +125°C
- Package: 2 mm x 2 mm x 0.55 mm 12-Lead UQFN

#### **General Description**

The MCP3565R is a one differential channel or two single-ended channels, 24-bit Delta-Sigma Analog-to-Digital Converter (ADC) with a programmable data rate of up to 153.6 ksps. It offers integrated features, such as internal voltage reference, internal oscillator, temperature sensor and burnout sensor detection, in order to reduce system component count and total solution cost.

The MCP3565R ADC is fully configurable with Oversampling Ratio (OSR) from 32 to 98304 and gain from 1/3x to 64x. The device includes an internal sequencer (SCAN mode) with multiple monitor channels and a 24-bit timer to be able to automatically create conversion loop sequences without needing MCU communications. Advanced security features, such as CRC and register map lock, can ensure configuration locking and integrity, as well as communication data integrity for secure environments.

The device comes with a 20 MHz SPI-compatible serial interface. Communication is largely simplified with 8-bit commands, including various Continuous Read/Write modes and 24/32-bit multiple data formats that can be accessed by the Direct Memory Access (DMA) of an 8-bit, 16-bit or 32-bit MCU.


The MCP3565R device is available in an ultra-small, 2 mm x 2 mm x 0.55 mm 12-Lead UQFN package and is specified over an extended temperature range from -40°C to +125°C.

#### **Applications**

- Precision Sensor Transducers and Transmitters: Pressure, Strain, Flow and Force Measurement
- · Factory Automation and Process Controls
- · Portable Instrumentation
- · Temperature Measurements


#### Package Type

# 12-Lead UQFN\* (2 mm x 2 mm x 0.55 mm) A. MCP3565R: Single Channel Device



\*Includes Exposed Thermal Pad (EP); see Table 3-1.

#### **Functional Block Diagram**



#### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings<sup>†</sup>

DV <sub>DD,</sub> AV <sub>DD</sub>	0.3 to 4.0V
Digital Inputs and Outputs w.r.t. D <sub>GND</sub>	0.3V to DV <sub>DD</sub> + 0.3V
Analog Inputs w.r.t. A <sub>GND</sub>	0.3V to AV <sub>DD</sub> + 0.3V
Current at Input Pins	±5 mA
Current at Output and Supply Pins	±20 mA
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	65°C to +125°C
Soldering Temperature of Leads (10 seconds)	+300°C
Maximum Junction Temperature (T <sub>J</sub> )	+150°C
ESD on All Pins (HBM)	≥ 6.0 kV

<sup>†</sup> Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise indicated, all parameters apply at AV<sub>DD</sub> = 2.7V to 3.6V, DV<sub>DD</sub> = 1.8V to AV<sub>DD</sub> + 0.1V, MCLK = 4.9152 MHz,  $V_{REF}$  = AV<sub>DD</sub>, ADC\_MODE[1:0] = 11. All other register map bits to their default conditions,  $T_A$  = -40°C to +125°C,  $V_{IN}$  = -0.5 dBFS at 50 Hz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Requirements						
Analog Operating Voltage	$AV_DD$	2.7	_	3.6	V	
Digital Operating Voltage	DV <sub>DD</sub>	1.8	=	AV <sub>DD</sub> + 0.1	٧	DV <sub>DD</sub> ≤ 3.6V
Analog Operating Current	$AI_{DD}$	_	0.56	0.81	mA	BOOST[1:0] = 00, 0.5x
		1	0.69	0.96	mA	BOOST[1:0] = 01, 0.66x
		_	0.93	1.3	mA	BOOST[1:0] = 10, 1x
		-	1.65	2.2	mA	BOOST[1:0] = 11, 2x
Analog Operating Current	$AI_{DD}$	_	_	0.96	mA	BOOST[1:0] = 00, 0.5x, V <sub>REF</sub> = 2.4V internal
		_	_	1.2	mA	BOOST[1:0] = 01, 0.66x, V <sub>REF</sub> = 2.4V internal
		_	_	1.6	mA	BOOST[1:0] = 10, 1x, V <sub>REF</sub> = 2.4V internal
		_	_	2.5	mA	BOOST[1:0] = 11, 2x, V <sub>REF</sub> = 2.4V internal
Digital Operating Current	DI <sub>DD</sub>	-	0.25	0.37	mA	(Note 8)
Analog Partial Shutdown Current	AI <sub>DDS_PS</sub>	_	_	22	μA	CONFIG0 = 0x00
Digital Partial Shutdown Current	DI <sub>DDS_PS</sub>	_	_	17	μA	CONFIG0 = 0x00
Analog Full Shutdown Current	Al <sub>DDS_FS</sub>	_	_	0.4	μΑ	CONFIG0 = 0x00 with Full Shutdown Fast-CMD
Digital Full Shutdown Current	DI <sub>DDS_FS</sub>	-	_	2	μΑ	CONFIG0 = 0x00 with Full Shutdown Fast-CMD
Power-on Reset (POR)	V <sub>POR_A</sub>	_	1.75	·	V	For analog circuits
Threshold Voltage	V <sub>POR_D</sub>	_	1.2	_	V	For digital circuits
POR Hysteresis	V <sub>POR_HYS</sub>	_	150	-	mV	
POR Reset Time	t <sub>POR</sub>	-	1	-	μs	

- Note 1: This parameter is ensured by design and not 100% tested.
  - 2: This parameter is ensured by characterization and not 100% tested.
  - 3: REFIN- must be connected to ground for single-ended measurements.
  - 4: Full-Scale Range (FSR) = 2 x V<sub>REF</sub>/GAIN.
  - 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer.
  - **6:** Applies to all analog gains. Offset and gain errors depend on analog gain settings. See **Sections 2.0 "Typical Performance Curves"**.
  - 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band.
  - 8:  $\mathrm{DI}_{\mathrm{DD}}$  is measured while no transfer is present on the SPI bus.
  - 9: An external buffer is recommended for external use.
  - 10:Start-up time is the reaction time to the SPI command.
  - 11:Settling time depends on bypass caps on the REFIN+/OUT pin.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated, all parameters apply at AV<sub>DD</sub> = 2.7V to 3.6V, DV<sub>DD</sub> = 1.8V to AV<sub>DD</sub> + 0.1V, MCLK = 4.9152 MHz,  $V_{REF}$  = AV<sub>DD</sub>, ADC\_MODE[1:0] = 11. All other register map bits to their default conditions,  $T_A$  = -40°C to +125°C,  $V_{IN}$  = -0.5 dBFS at 50 Hz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Analog Inputs						
Input Voltage at Input Pin	CH <sub>N</sub>	A <sub>GND</sub> – 0.1	_	AV <sub>DD</sub> + 0.1	V	Analog inputs are measured with respect to A <sub>GND</sub>
Differential Input Range	V <sub>IN</sub>	-V <sub>REF</sub> /GAIN	_	+V <sub>REF</sub> /GAIN	V	
Differential Input Impedance (Note 5)	Z <sub>IN</sub>	_	510	_	kΩ	GAIN = 0.33x, proportional to 1/AMCLK
		_	260	_	kΩ	GAIN = 1x, proportional to 1/AMCLK
		_	150	_	kΩ	GAIN = 2x, proportional to 1/AMCLK
		_	80		kΩ	GAIN = 4x, proportional to 1/AMCLK
		_	40	_	kΩ	GAIN = 8x, proportional to 1/AMCLK
		_	20	_	kΩ	GAIN ≥ 16x, proportional to 1/AMCLK
Analog Input Leakage Current During ADC Shutdown	I <sub>LI_A</sub>	_	±10	_	nA	
Internal Voltage Reference	e					
Internal V <sub>REF</sub> Absolute Voltage	I <sub>VREF</sub>	-2%	2.4	+2%	V	VREF_SEL = 1, T <sub>A</sub> = +25°C only
Internal V <sub>REF</sub> Temperature Coefficient	T <sub>CREFE</sub>	_	15	40	ppm/°C	T <sub>A</sub> = -40°C to +125°C, Extended Temperature Range (Note 2)
Internal V <sub>REF</sub> Temperature Coefficient	T <sub>CREFI</sub>	_	9	40	ppm/°C	T <sub>A</sub> = -40°C to +85°C, Industrial Temperature Range (Note 2)
Voltage Reference Buffer Short-Circuit Current	I <sub>REF_SC</sub>	_	_	8	mA	REFIN+/OUT shorted to A <sub>GND</sub> , VREF_SEL = 1 (Note 9)
Internal Reference Settling Time	t <sub>VREF_SET</sub>	_	12	_	ms	Settling to 10 ppm from final value, bypass capacitor 1 µF (Notes 2, 11)
Internal V <sub>REF</sub> Output Noise	VREF_Noise	_	14.3	_	μV	VREF_SEL = 1, AZ_VREF = 1 (chopper on), T <sub>A</sub> = +25°C only (Note 2)

- Note 1: This parameter is ensured by design and not 100% tested.
  - 2: This parameter is ensured by characterization and not 100% tested.
  - 3: REFIN- must be connected to ground for single-ended measurements.
  - 4: Full-Scale Range (FSR) = 2 x V<sub>REF</sub>/GAIN.
  - 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer.
  - 6: Applies to all analog gains. Offset and gain errors depend on analog gain settings. See Sections 2.0 "Typical Performance Curves".
  - 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band.
  - 8:  $\ensuremath{\mathsf{DI}_{\mathsf{DD}}}$  is measured while no transfer is present on the SPI bus.
  - 9: An external buffer is recommended for external use.
  - 10:Start-up time is the reaction time to the SPI command.
  - 11:Settling time depends on bypass caps on the REFIN+/OUT pin.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV $_{DD}$  = 2.7V to 3.6V, DV $_{DD}$  = 1.8V to AV $_{DD}$  + 0.1V, MCLK = 4.9152 MHz, V $_{REF}$  = AV $_{DD}$ , ADC\_MODE[1:0] = 11. All other register map bits to their default conditions, T $_{A}$  = -40°C to +125°C, V $_{IN}$  = -0.5 dBFS at 50 Hz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
External Voltage Referen	ce Input					
Reference Voltage Range (V <sub>REF</sub> + – V <sub>REF</sub> -)	V <sub>REF</sub>	0.6	_	$AV_DD$	V	VREF_SEL = 0
External Noninverting Input Voltage Reference	V <sub>REF</sub> +	V <sub>REF</sub> - + 0.6	_	$AV_DD$	V	
External Inverting Input Voltage Reference	V <sub>REF</sub> -	A <sub>GND</sub>	_	V <sub>REF</sub> + – 0.6	V	
DC Performance						
No Missing Code Resolution	Resolution	24	I	I	Bits	OSR ≥ 256 (Note 1)
Offset Error	Vos	-900/GAIN	_	900/GAIN	μV	AZ_MUX = 0 (Note 6)
		-(0.05 + 0.8/ GAIN)	_	0.05 + 0.8/ GAIN		AZ_MUX = 1 (Notes 2, 6)
Offset Error Temperature	V <sub>OS_DRIFT</sub>	-	70/GAIN	300/GAIN	nV/°C	AZ_MUX = 0 (Notes 2, 6)
Coefficient		_	4/GAIN	16/GAIN		AZ_MUX = 1 (Notes 2, 6)
Gain Error	G <sub>E</sub>	-3	_	+3	%	(Note 6)
Gain Error Temperature	$G_{E\_DRIFT}$	_	0.5	2	ppm/°C	GAIN: 1x, 2x, 4x (Note 2)
Coefficient			1	4		GAIN: 8x (Note 2)
			2	8		GAIN: 0.33x, 16x (Note 2)
Integral Nonlinearity	INL	-10	_	+10	ppm FSR	GAIN = 0.33x (Note 2)
(Note 7)		-7	_	+7		GAIN = 1x (Note 2)
		-7	_	+7		GAIN = 2x (Note 2)
		-10	_	+10		GAIN = 4x (Note 2)
		-20	_	+20		GAIN = 8x (Note 2)
		-32	_	+32		GAIN = 16x (Note 2)
AV <sub>DD</sub> Power Supply Rejection Ratio	DC PSRR	_	-76 – 20 x LOG (GAIN)	,—,	dB	$AV_{DD}$ varies from 2.7V to 3.6V, $V_{IN}$ = 0V
DV <sub>DD</sub> Power Supply Rejection Ratio	DC PSRR	_	-110		dB	$DV_{DD}$ varies from 1.8V to 3.6V, $V_{IN}$ = 0V
DC Common-Mode Rejection Ratio	DC CMRR	_	-126	7-	dB	$V_{INCOM}$ varies from 0V to AV <sub>DD</sub> , $V_{IN}$ = 0V

- Note 1: This parameter is ensured by design and not 100% tested.
  - 2: This parameter is ensured by characterization and not 100% tested.
  - ${\bf 3:}\,$  REFIN- must be connected to ground for single-ended measurements.
  - 4: Full-Scale Range (FSR) = 2 x V<sub>REF</sub>/GAIN.
  - 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer.
  - **6:** Applies to all analog gains. Offset and gain errors depend on analog gain settings. See **Sections 2.0 "Typical Performance Curves"**.
  - 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band.
  - $\mathbf{8}\text{: }\mathrm{DI}_{\mathrm{DD}}$  is measured while no transfer is present on the SPI bus.
  - 9: An external buffer is recommended for external use.
  - 10:Start-up time is the reaction time to the SPI command.
  - 11:Settling time depends on bypass caps on the REFIN+/OUT pin.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated, all parameters apply at AV $_{DD}$  = 2.7V to 3.6V, DV $_{DD}$  = 1.8V to AV $_{DD}$  + 0.1V, MCLK = 4.9152 MHz, V $_{REF}$  = AV $_{DD}$ , ADC\_MODE[1:0] = 11. All other register map bits to their default conditions, T $_{A}$  = -40°C to +125°C, V $_{IN}$  = -0.5 dBFS at 50 Hz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
AC Performance						
Signal-to-Noise and Distortion Ratio	SINAD	105.8	106.7	1	dB	$AV_{DD} = DV_{DD} = V_{REF} = 3.3V$ and $T_A = +25$ °C (Note 2)
		98.1	99.4	_	dB	AV <sub>DD</sub> = DV <sub>DD</sub> = 3.3V, V <sub>REF</sub> = 2.4V internal, bypass capacitor 0.1 µF and T <sub>A</sub> = +25°C (Note 2)
Signal-to-Noise Ratio	SNR	106.7	107.2	_	dBc	$AV_{DD} = DV_{DD} = V_{REF} = 3.3V$ and $T_A = +25$ °C (Note 2)
		98.5	99.8	ı	dBc	AV <sub>DD</sub> = DV <sub>DD</sub> = 3.3V, $V_{REF}$ = 2.4V internal, bypass capacitor 0.1 $\mu$ F and $T_A$ = +25°C (Note 2)
Total Harmonic Distortion	THD	_	-116	-111	dB	$AV_{DD}$ = $DV_{DD}$ = $V_{REF}$ = 3.3V and $T_A$ = +25°C, includes the first 10 harmonics (Note 2)
		_	-110	-105	dB	AV <sub>DD</sub> = DV <sub>DD</sub> = 3.3V, V <sub>REF</sub> = 2.4V internal, bypass capacitor 0.1 μF and T <sub>A</sub> = +25°C, includes the first 10 harmonics (Note 2)
Spurious-Free Dynamic Range	SFDR	110	120		dBc	$AV_{DD} = DV_{DD} = V_{REF} = 3.3V$ and $T_A = +25$ °C (Note 2)
		108	113	ĺ	dBc	AV <sub>DD</sub> = DV <sub>DD</sub> = 3.3V, V <sub>REF</sub> = 2.4V internal, bypass capacitor 0.1 μF and T <sub>A</sub> = +25°C (Note 2)
Input Channel Crosstalk	CTALK	_	-130	ı	dB	V <sub>IN</sub> = 0V, Perturbation = 0 dB at 50 Hz, applies to all perturbation channels and all input channels
AC Power Supply Rejection Ratio	AC PSRR	_	-75 – 20 x LOG (GAIN)	_	dB	V <sub>IN</sub> = 0V, DV <sub>DD</sub> = 3.3V, AV <sub>DD</sub> = 3.3V + 0.3 V <sub>P</sub> , 50 Hz
AC Common-Mode Rejection Ratio	AC CMRR	_	-122	_	dB	V <sub>INCOM</sub> = 0 dB at 50 Hz, V <sub>IN</sub> = 0V

- Note 1: This parameter is ensured by design and not 100% tested.
  - 2: This parameter is ensured by characterization and not 100% tested.
  - 3: REFIN- must be connected to ground for single-ended measurements.
  - 4: Full-Scale Range (FSR) = 2 x V<sub>REF</sub>/GAIN.
  - 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer.
  - 6: Applies to all analog gains. Offset and gain errors depend on analog gain settings. See Sections 2.0 "Typical Performance Curves".
  - 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band.
  - 8: DI<sub>DD</sub> is measured while no transfer is present on the SPI bus.
  - 9: An external buffer is recommended for external use.
  - 10:Start-up time is the reaction time to the SPI command.
  - 11:Settling time depends on bypass caps on the REFIN+/OUT pin.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Specifications: Unless otherwise indicated, all parameters apply at AV $_{DD}$  = 2.7V to 3.6V, DV $_{DD}$  = 1.8V to AV $_{DD}$  + 0.1V, MCLK = 4.9152 MHz, V $_{REF}$  = AV $_{DD}$ , ADC\_MODE[1:0] = 11. All other register map bits to their default conditions, T $_{A}$  = -40°C to +125°C, V $_{IN}$  = -0.5 dBFS at 50 Hz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
ADC Timing Parameters						
Sampling Frequency	DMCLK		See Table 5-6	6	MHz	See Figure 4-1
Output Data Rate	DRCLK		See Table 5-6	6	ksps	See Figure 4-1
Data Conversion Time	T <sub>CONV</sub>		See Table 5-0	6	ms	See Figure 4-1
ADC Start-up Delay	T <sub>ADC_SETUP</sub>	I	256	-	DMCLK periods	ADC_MODE[1:0] bits change from '0x' to '1x'
		ı	0	<u> </u>	DMCLK periods	ADC_MODE[1:0] bits change from '10' to '11'
SCAN Mode Time Delays	T <sub>DLY_SCAN</sub>	0	_	512	DMCLK periods	Time delay between sampling channels
	T <sub>TIMER_SCAN</sub>	0	_	16777215	DMCLK periods	Time interval between SCAN cycles
Data Transfer Time to DR (Data Ready Event)	t <sub>DODR</sub>	_	_	50	ns	
Modulator Output Valid	t <sub>DOMDAT</sub>	J	_	100	ns	$2.7V \le DV_{DD} \le 3.6V$
from AMCLK High				200		1.8V ≤ DV <sub>DD</sub> ≤ 2.7V
External Master Clock Inp	out (CLK_SEL[1]	= 0) (MCLK =	= SCK)			
Master Clock Input	f <sub>MCLK</sub> EXT	1	_	20	MHz	DV <sub>DD</sub> ≥ 2.7V
Frequency Range		1	_	10	MHz	DV <sub>DD</sub> < 2.7V
Master Clock Input Duty Cycle	f <sub>MCLK_DUTY</sub>	45	_	55	%	
Internal Clock Oscillator						
Internal Master Clock Frequency	f <sub>MCLK_INT</sub>	3.3	_	6.6	MHz	CLK_SEL[1] = 1
Internal Oscillator Start-up Time	tosc_startup	1	10	_	μs	CLK_SEL[1] changes from '0' to '1', time to stabilize the clock frequency to ±1 kHz of the final value (Note 10)
Internal Oscillator Current Consumption	IDD <sub>OSC</sub>	_	30	_	μA	Should be added to $DI_{DD}$ when $CLK\_SEL[1:0] = 1x$
Internal Temperature Sen	sor					
Temperature Measurement Accuracy	T <sub>Acc</sub>	_	±5	_	°C	See Section 5.1.2 "Internal Temperature Sensor"

- Note 1: This parameter is ensured by design and not 100% tested.
  - 2: This parameter is ensured by characterization and not 100% tested.
  - 3: REFIN- must be connected to ground for single-ended measurements.
  - 4: Full-Scale Range (FSR) = 2 x V<sub>REF</sub>/GAIN.
  - 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer.
  - **6:** Applies to all analog gains. Offset and gain errors depend on analog gain settings. See **Sections 2.0 "Typical Performance Curves"**.
  - 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band.
  - 8:  $\mathrm{DI}_{\mathrm{DD}}$  is measured while no transfer is present on the SPI bus.
  - 9: An external buffer is recommended for external use.
  - 10:Start-up time is the reaction time to the SPI command.
  - 11:Settling time depends on bypass caps on the REFIN+/OUT pin.

°C/W

#### **TEMPERATURE SPECIFICATIONS**

Thermal Resistance, 12-Lead UQFN

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40$ °C to +125°C,  $AV_{DD}$  = 2.7V to 3.6V,  $DV_{DD}$  = 1.8V to  $AV_{DD}$  + 0.1V,  $D_{GND}$  =  $A_{GND}$  = 0V. Sym. Min. Units Conditions **Parameters** Max. **Temperature Ranges** Specified Temperature Range -40 +125 °C TA Operating Temperature Range TA -40 +125 °C -65 °C Storage Temperature Range TA +150 Thermal Package Resistance

Note 1: The internal Junction Temperature (T<sub>J</sub>) must not exceed the absolute maximum specification of +150°C.

93.7

TABLE 1-1: SPI SERIAL INTERFACE TIMING SPECIFICATIONS FOR  $DV_{DD} = 2.7V \text{ TO } 3.6V$ 

 $\theta_{\mathsf{JA}}$ 

Electrical Specifications: DV	Electrical Specifications: DV <sub>DD</sub> = 2.7V to 3.6V, T <sub>A</sub> = -40°C to +125°C, C <sub>LOAD</sub> = 30 pF. See Figure 1-1.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Serial Clock Frequency	f <sub>SCK</sub>	_	_	20	MHz			
CS Setup Time	t <sub>CSS</sub>	25	_	_	ns			
CS Hold Time	t <sub>CSH</sub>	50	<u> </u>	_	ns			
CS Disable Time	t <sub>CSD</sub>	50	_	_	ns			
Data Setup Time	t <sub>SU</sub>	5		_	ns			
Data Hold Time	t <sub>HD</sub>	10	-	_	ns			
Serial Clock High Time	t <sub>HI</sub>	20	I	I	ns			
Serial Clock Low Time	t <sub>LO</sub>	20	_	_	ns			
Serial Clock Delay Time	t <sub>CLD</sub>	50	_	_	ns			
Serial Clock Enable Time	t <sub>CLE</sub>	50		_	ns			
Output Valid from SCK Low	t <sub>DO</sub>	_	_	25	ns			
Output Hold Time	t <sub>HO</sub>	0	_	_	ns			
Output Disable Time	t <sub>DIS</sub>	1	Ī	25	ns	Measured with a 1.5 mA pull-up current source on the SDO pin		
Output Valid from CS Low	t <sub>CSSDO</sub>	_		25	ns	SDO toggles to logic low at each communication start (CS falling edge)		

TABLE 1-2: SPI SERIAL INTERFACE TIMING SPECIFICATIONS FOR  $DV_{DD} = 1.8V$  TO 2.7V (10 MHz MAXIMUM SCK FREQUENCY)

Electrical Specifications: DV <sub>DD</sub> = 1.8V to 2.7V, T <sub>A</sub> = -40°C to +125°C, C <sub>LOAD</sub> = 30 pF. See Figure 1-1.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Serial Clock Frequency	f <sub>SCK</sub>	_	_	10	MHz		
CS Setup Time	t <sub>CSS</sub>	50		_	ns		
CS Hold Time	t <sub>CSH</sub>	100	14	_	ns		
CS Disable Time	t <sub>CSD</sub>	100	4	_	ns		
Data Setup Time	t <sub>SU</sub>	10	.—	_	ns		
Data Hold Time	t <sub>HD</sub>	20		_	ns		
Serial Clock High Time	t <sub>HI</sub>	40	_	_	ns		
Serial Clock Low Time	t <sub>LO</sub>	40	_	_	ns		
Serial Clock Delay Time	t <sub>CLD</sub>	100	-	_	ns		
Serial Clock Enable Time	t <sub>CLE</sub>	100	_	_	ns		
Output Valid from SCK Low	t <sub>DO</sub>	_	_	50	ns		
Output Hold Time	t <sub>HO</sub>	0		_	ns		
Output Disable Time	t <sub>DIS</sub>	_	_	50	ns	Measured with a 1.5 mA pull-up current source on the SDO pin	
Output Valid from CS Low	tcsspo	_	_	50	ns	SDO toggles to logic low at each communication start (CS falling edge)	

TABLE 1-3: DIGITAL I/O DC SPECIFICATIONS

<b>Electrical Specifications:</b> Unless otherwise indicated, all parameters apply at DV <sub>DD</sub> = 1.8V to 3.6V, $T_A = -40$ °C to +125°C.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Schmitt Trigger High-Level Input Voltage	V <sub>IH</sub>	0.7 x DV <sub>DD</sub>			V			
Schmitt Trigger Low-Level Input Voltage	V <sub>IL</sub>	_	I	0.3 x DV <sub>DD</sub>	V			
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	200		mV			
Low-Level Output Voltage	V <sub>OL</sub>	_		0.2 x DV <sub>DD</sub>	V	I <sub>OL</sub> = +1.5 mA		
High-Level Output Voltage	V <sub>OH</sub>	0.8 x DV <sub>DD</sub>	_	_	V	I <sub>OH</sub> = -1.5 mA		
Input Leakage Current	I <sub>LI_D</sub>	_	1	1	μΑ	Pins configured as inputs or high-impedance outputs		





FIGURE 1-1: Serial Output Timing Diagram.

**NOTES:** 


#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) therefore outside the warranted range.


Note: Unless otherwise indicated, AV<sub>DD</sub> = 3.3V; DV<sub>DD</sub> = 3.3V; T<sub>A</sub> = +25°C; MCLK = 4.9152 MHz;
V<sub>IN</sub> = -0.5 dBFS at 50 Hz; V<sub>REF</sub> = AV<sub>DD</sub>; ADC\_MODE = 11. All other registers are set to the default value. Histogram ticks are centered at their bin center.




**FIGURE 2-1:** FFT Output Spectrum,  $f_{in} = 50$  Hz (External  $V_{REF}$ ).




**FIGURE 2-2:** FFT Output Spectrum,  $f_{in} = 1 \text{ kHz}$  (External  $V_{REF}$ ).




**FIGURE 2-3:** FFT Output Spectrum,  $f_{in} = 50 \text{ Hz}$  (Internal  $V_{REF}$ ).



**FIGURE 2-4:** FFT Output Spectrum,  $f_{in} = 1 \text{ kHz}$  (Internal  $V_{REF}$ ).



**FIGURE 2-5:** Output Noise Histogram (External V<sub>REF</sub>).



**FIGURE 2-6:** Output Noise Histogram (Internal  $V_{REF}$ ).

Note: Unless otherwise indicated,  $AV_{DD} = 3.3V$ ;  $DV_{DD} = 3.3V$ ;  $T_A = +25$ °C; MCLK = 4.9152 MHz;  $V_{IN} = -0.5$  dBFS at 50 Hz;  $V_{REF} = AV_{DD}$ ; ADC\_MODE = 11. All other registers are set to the default value. Histogram ticks are centered at their bin center.





FIGURE 2-7:

INL vs. Input Voltage.



**FIGURE 2-10:** 

SINAD vs. OSR External

V<sub>REF</sub>.




FIGURE 2-8:

Output Noise vs. Input

Voltage.




FIGURE 2-11:

SNR vs. OSR External

V<sub>REF</sub>.





FIGURE 2-9:


Maximum INL vs. Gain.



**FIGURE 2-12:** 

THD vs. OSR External V<sub>REF</sub>.


Unless otherwise indicated, AV<sub>DD</sub> = 3.3V; DV<sub>DD</sub> = 3.3V;  $T_A$  = +25°C; MCLK = 4.9152 MHz;  $V_{IN}$  = -0.5 dBFS at 50 Hz;  $V_{REF}$  = AV<sub>DD</sub>; ADC\_MODE = 11. All other registers are set to the default value. Note: Histogram ticks are centered at their bin center.



**FIGURE 2-13:** 

SFDR vs. OSR External


V<sub>REF</sub>.



**FIGURE 2-14:** 


SINAD vs. OSR Internal

V<sub>REF</sub>.



**FIGURE 2-15:** 

SNR vs. OSR Internal V<sub>REF</sub>.



**FIGURE 2-16:** 

THD vs. OSR Internal V<sub>REF</sub>.





FIGURE 2-17:

SFDR vs. OSR Internal


 $V_{REF}$ .




**FIGURE 2-18:** 

SNR Distribution Histogram


External V<sub>REF</sub>.




**FIGURE 2-19:** SINAD Distribution Histogram External  $V_{RFE}$ .




**FIGURE 2-20:** THD Distribution Histogram External  $V_{RFF}$ .



**FIGURE 2-21:** SFDR Distribution Histogram External V<sub>REF</sub>.



**FIGURE 2-22:** SNR Distribution Histogram Internal  $V_{REF}$ .



**FIGURE 2-23:** SINAD Distribution Histogram Internal  $V_{REF}$ .







FIGURE 2-24: THD Distribution Histogram Internal V<sub>REF</sub>.




**FIGURE 2-25:** SFDR Distribution Histogram Internal  $V_{REF}$ .




**FIGURE 2-26:** SINAD vs. Temperature, External V<sub>REF</sub>.




**FIGURE 2-27:** SNR vs. Temperature, External  $V_{REF}$ .




**FIGURE 2-28:** THD vs. Temperature, External  $V_{RFF}$ .




**FIGURE 2-29:** SFDR vs. Temperature, External  $V_{REF}$ .




**FIGURE 2-30:** SINAD vs. Temperature, Internal  $V_{REF}$ .




**FIGURE 2-31:** SNR vs. Temperature, Internal  $V_{RFF}$ .




**FIGURE 2-32:** THD vs. Temperature, Internal  $V_{RFF}$ .




**FIGURE 2-33:** SFDR vs. Temperature, Internal  $V_{REF}$ .



**FIGURE 2-34:** Dynamic Performance vs. Input Signal Amplitude.



**FIGURE 2-35:** SINAD vs. AMCLK (BOOST = 0.5x).



**FIGURE 2-36:** SINAD vs. AMCLK (BOOST = 0.66x).






FIGURE 2-37: SINAD vs. AMCLK (BOOST = 1x).



**FIGURE 2-38:** SINAD vs. AMCLK (BOOST = 2x).



**FIGURE 2-39:** SINAD vs. AMCLK (BOOST = 0.5x, Internal  $V_{REF}$ ).






FIGURE 2-40: SINAD vs. AMCLK (BOOST = 0.66x, Internal  $V_{REF}$ ).



**FIGURE 2-41:** SINAD vs. AMCLK (BOOST = 1x, Internal  $V_{REF}$ ).



**FIGURE 2-42:** SINAD vs. AMCLK (BOOST = 2x, Internal  $V_{REF}$ ).




FIGURE 2-43: SINAD vs. AMCLK vs.  $AV_{DD}$ .







FIGURE 2-44: SINAD vs. Input Signal Frequency.




**FIGURE 2-45:** Offset Error vs.  $AV_{DD}$  ( $AZ\_MUX = 0$ ).



**FIGURE 2-46:** Offset Error vs. Temperature  $(AZ\_MUX = 0)$ .



**FIGURE 2-47:** Offset Error vs.  $AV_{DD}$  (AZ\_MUX = 1).



**FIGURE 2-48:** Offset Error vs. Temperature (AZ\_MUX = 1).




FIGURE 2-49: Gain Error vs. AV<sub>DD</sub>.




FIGURE 2-50: Gain Error vs. Temperature.





FIGURE 2-51: Temperature Sensor Accuracy vs. Temperature (First Order Best Fit).



**FIGURE 2-52:** Differential Input Impedance vs. MCLK.




FIGURE 2-53: ADC Output Code vs. Differential Input Impedance, Burnout Current Sources Enabled.







FIGURE 2-54:  $DI_{DD}$  and  $AI_{DD}$  vs. MCLK.



**FIGURE 2-55:**  $DI_{DD}$  and  $AI_{DD}$  vs.  $DV_{DD}$  and  $AV_{DD}$ .



**FIGURE 2-56:**  $AI_{DD}$  vs. MCLK (Internal  $V_{REF}$ ).



**FIGURE 2-57:**  $DI_{DD}$  and  $AI_{DD}$  vs. Temperature.






FIGURE 2-58:  $V_{REF}$  Output vs. Time  $(T = +25 \,^{\circ}\text{C}, AV_{DD} = 3.3V)$ .



**FIGURE 2-59:**  $V_{REF}$  Output Voltage vs. Temperature (AV<sub>DD</sub> = 3.3V).



**FIGURE 2-60:** Internal  $V_{REF}$  Output Voltage vs.  $AV_{DD}$ .

#### 2.1 Noise Specifications

Table 2-1 and Table 2-2 summarize the noise performance of the MCP3565R device. The noise performance is an analog gain function of the ADC (digital gain does not change the noise performance significantly) and the OSR, chosen through the user interface. With a higher gain, the input referred noise is reduced. With a higher OSR setting, the noise is also reduced, as the oversampling diminishes both thermal noise and the quantization noise induced by the Delta-Sigma modulator loop.

The noise value generally increases when temperature is higher as thermal noise is dominant for all OSR larger than 32. For high OSR settings (> 512), the thermal noise is largely dominant and increases proportionally to the square root of the absolute temperature. The performance in Table 2-1 to Table 2-4 has been measured with the device placed in Continuous Conversion mode, with the differential input voltage equal to  $V_{\rm IN}=0$ V, default conditions for the register map and MCLK = 4.9152 MHz.

The noise performance is also a function of the measurement duration. For short duration measurements (low number of consecutive samples), the peak-to-peak noise is usually reduced, because the crest factor (ratio between the RMS noise and peak-to-peak noise) is reduced. This is a consequence of the noise distribution being Gaussian by nature (see Figure 2-5 for noise histogram example and fitting with an ideal Gaussian distribution). The noise specifications have been measured with a sample size of 16384 samples for low OSR values and have been capped to approximately 80 seconds for the 16384 samples, leading to a larger duration. The noise specifications are expressed in two different values, which lead to the same quantity. It is more practical to choose one of these representations depending on the desired application.

In Table 2-1, the RMS (Root Mean Square) noise is the variance of the ADC output code, expressed in  $\mu V_{RMS}$  and the input referred to with Equation 5-5. The peak-to-peak noise values are in parentheses. The peak-to-peak noise is the difference between the maximum and minimum code observed during the complete time of the measurement (see Equation 5-5).

In Table 2-2, the noise is expressed in ENOB (Effective Number of Bits). The ENOB is a ratio of the full-scale range of the ADC (that depends on  $V_{REF}$  and gain) and the noise performance of the device. The ENOB can be determined from the RMS or peak-to-peak noise with Equation 2-1 and Equation 2-2.

#### **EQUATION 2-1:**

$$ENOB_{RMS} = \frac{ln(\frac{2 \times V_{REF}}{GAIN \times RMS \ (Noise)})}{ln(2)}$$

#### **EQUATION 2-2:**

$$ENOB_{pk-pk} = \frac{ln\Big(\frac{2\times V_{REF}}{GAIN\times Peak\text{-}to\text{-}Peak\text{-}Noise}\Big)}{ln(2)}$$

Due to the nature of the noise, the performance detailed in the noise tables can vary significantly from one measurement to another. They present an averaging of the performance over a large distribution of parts over multiple lots. They give the typical expectation of the noise performance, but performance can be better or worse if a limited number of measurements is performed. For large gain and OSR combinations, if the noise performance is comparable to the quantization step (1 LSb), the performance is limited to 0.5 LSb for the RMS noise and 1 LSb for the peak-to-peak noise (same limits for ENOB values).

These figures correspond to the resolution limit of the device, as peak-to-peak noise cannot be better than 1 LSb. Similarly, if the intrinsic RMS noise of the device is much smaller than 0.5 LSb, it can lead to histogram with either one or two bins, depending on the relative position of the input voltage versus the possible quantized outputs of the ADC. If the position is exactly in between two quantization steps, the histogram of output noise will have two bins with exactly 50% occurrence on each. This case gives an RMS noise of a 0.5 LSb value, which is therefore, used as a cap of the performance for the sake of clarity and a better representation on the noise tables.

The noise specifications are improved by a ratio of approximately  $\sqrt{2}$  (or 0.5-bit ENOB) when the AZ\_MUX setting is enabled. However, the output data rate is significantly reduced (see Figure 5-5 and Table 5-6).

The digital gain added for GAIN = 32x and 64x settings is not significant for the noise performance, therefore the noise values can be extracted from the GAIN = 16x columns. ENOB performance is degraded by 1 bit for GAIN = 32x and 2 bits for GAIN = 64x, compared to GAIN = 16x performance.

Note: All Output Noise performance-related tables and figures are with reference to the input (i.e., Input Referred).

TABLE 2-1: OUTPUT NOISE VS. GAIN VS. OSR (AV<sub>DD</sub> = DV<sub>DD</sub> =  $V_{REF}$  = 3.3V,  $T_A$  = +25°C)

TOTAL	RMS (Peak-to-Peak) Noise (μV)								
OSR	GAIN = 0.33	GAIN = 1	GAIN = 2	GAIN = 4	GAIN = 8	GAIN = 16			
32	365.02 (2932.55)	120.80 (981.90)	60.79 (489.77)	30.70 (243.71)	15.69 (125.98)	8.23 (65.94)			
64	68.06 (566.05)	23.56 (189.40)	12.54 (101.97)	7.06 (55.09)	4.25 (34.15)	2.77 (22.05)			
128	35.21 (313.00)	12.68 (108.08)	7.03 (57.36)	4.19 (33.51)	2.68 (21.43)	1.83 (14.47)			
256	24.83 (212.31)	8.94 (73.35)	4.94 (40.62)	2.94 (23.38)	1.88 (15.17)	1.29 (10.11)			
512	17.99 (150.04)	6.43 (52.02)	3.53 (28.51)	2.09 (17.02)	1.34 (10.58)	0.92 (7.32)			
1024	15.12 (123.74)	5.40 (43.95)	2.97 (23.54)	1.75 (14.05)	1.12 (8.82)	0.77 (6.20)			
2048	11.47 (91.51)	4.08 (32.01)	2.26 (18.04)	1.34 (10.69)	0.86 (6.79)	0.59 (4.57)			
4096	8.32 (64.97)	2.98 (23.59)	1.66 (13.10)	0.98 (7.85)	0.63 (4.97)	0.43 (3.45)			
8192	5.88 (44.39)	2.11 (15.61)	1.18 (8.99)	0.70 (5.39)	0.45 (3.37)	0.31 (2.30)			
16384	4.16 (30.56)	1.50 (10.80)	0.84 (6.12)	0.50 (3.65)	0.32 (2.28)	0.22 (1.60)			
20480	3.71 (26.82)	1.34 (9.65)	0.75 (5.29)	0.44 (3.27)	0.28 (2.06)	0.19 (1.41)			
24576	3.40 (24.24)	1.23 (8.88)	0.69 (4.88)	0.41 (2.94)	0.26 (1.92)	0.18 (1.29)			
40960	2.70 (18.79)	0.98 (6.53)	0.55 (3.83)	0.32 (2.22)	0.20 (1.41)	0.14 (0.96)			
49152	2.52 (17.44)	0.90 (6.08)	0.50 (3.47)	0.30 (2.07)	0.19 (1.25)	0.13 (0.87)			
81920	2.05 (13.19)	0.74 (4.64)	0.40 (2.56)	0.24 (1.52)	0.15 (0.96)	0.10 (0.63)			
98304	1.94 (12.20)	0.68 (4.37)	0.38 (2.39)	0.22 (1.37)	0.14 (0.89)	0.09 (0.59)			

TABLE 2-2: EFFECTIVE NUMBER OF BITS VS. GAIN VS. OSR (AV<sub>DD</sub> = DV<sub>DD</sub> =  $V_{REF}$  = 3.3V,  $T_A$  = +25°C)

TOTAL			ENOB RMS (Pea	ık-to-Peak) (bits)		
OSR	GAIN = 0.33	GAIN = 1	GAIN = 2	GAIN = 4	GAIN = 8	GAIN = 16
32	15.7 (12.7)	15.7 (12.7)	15.7 (12.7)	15.7 (12.7)	15.7 (12.7)	15.6 (12.6)
64	18.2 (15.1)	18.1 (15.1)	18.0 (15.0)	17.8 (14.9)	17.6 (14.6)	17.2 (14.2)
128	19.1 (16.0)	19.0 (15.9)	18.8 (15.8)	18.6 (15.6)	18.2 (15.2)	17.8 (14.8)
256	19.6 (16.5)	19.5 (16.5)	19.4 (16.3)	19.1 (16.1)	18.7 (15.7)	18.3 (15.3)
512	20.1 (17.0)	20.0 (17.0)	19.8 (16.8)	19.6 (16.6)	19.2 (16.3)	18.8 (15.8)
1024	20.3 (17.3)	20.2 (17.2)	20.1 (17.1)	19.8 (16.8)	19.5 (16.5)	19.0 (16.0)
2048	20.7 (17.7)	20.6 (17.7)	20.5 (17.5)	20.2 (17.2)	19.9 (16.9)	19.4 (16.5)
4096	21.2 (18.2)	21.1 (18.1)	20.9 (17.9)	20.7 (17.7)	20.3 (17.3)	19.9 (16.9)
8192	21.7 (18.8)	21.6 (18.7)	21.4 (18.5)	21.2 (18.2)	20.8 (17.9)	20.4 (17.5)
16384	22.2 (19.3)	22.1 (19.2)	21.9 (19.0)	21.6 (18.8)	21.3 (18.5)	20.9 (18.0)
20480	22.4 (19.5)	22.2 (19.4)	22.1 (19.2)	21.8 (18.9)	21.5 (18.6)	21.0 (18.2)
24576	22.5 (19.7)	22.4 (19.5)	22.2 (19.4)	21.9 (19.1)	21.6 (18.7)	21.1 (18.3)
40960	22.8 (20.0)	22.7 (20.0)	22.5 (19.7)	22.3 (19.5)	21.9 (19.2)	21.5 (18.7)
49152	22.9 (20.1)	22.8 (20.1)	22.7 (19.9)	22.4 (19.6)	22.1 (19.3)	21.6 (18.9)
81920	23.2 (20.5)	23.1 (20.4)	23.0 (20.3)	22.7 (20.1)	22.4 (19.7)	22.0 (19.3)
98304	23.3 (20.6)	23.2 (20.5)	23.1 (20.4)	22.8 (20.2)	22.5 (19.8)	22.1 (19.4)

**Note:** To calculate noise RMS level, and effective number of bits for a given GAIN and data rate, refer to the OSR setting and associated data rate relationship shown in Table 5-6.

TABLE 2-3: OUTPUT NOISE VS. GAIN VS. OSR (AV $_{DD}$  = DV $_{DD}$  = 3.3V, V $_{REF}$  = 2.4V INTERNAL,  $T_A$  = +25°C)

TOTAL			RMS (Peak-to-P	Peak) Noise (μV)		
OSR	GAIN = 0.33	GAIN = 1	GAIN = 2	GAIN = 4	GAIN = 8	GAIN = 16
32	275.92 (2169.18)	91.57 (746.73)	46.26 (373.37)	23.50 (187.97)	12.16 (97.85)	6.52 (55.04)
64	65.13 (536.40)	22.54 (184.73)	12.04 (98.83)	6.76 (55.04)	4.05 (34.12)	2.64 (21.65)
128	38.21 (309.86)	13.47 (109.15)	7.35 (58.99)	4.27 (34.47)	2.66 (21.26)	1.79 (14.39)
256	26.60 (217.70)	9.38 (75.24)	5.14 (42.71)	2.99 (23.78)	1.88 (15.13)	1.27 (10.14)
512	18.94 (149.55)	6.65 (54.08)	3.65 (29.73)	2.13 (17.38)	1.33 (10.46)	0.89 (7.33)
1024	15.90 (126.06)	5.58 (44.03)	3.05 (24.21)	1.78 (14.33)	1.11 (8.98)	0.75 (6.06)
2048	12.06 (93.72)	4.25 (35.36)	2.33 (19.23)	1.35 (11.06)	0.85 (6.87)	0.57 (4.54)
4096	8.75 (68.40)	3.09 (24.49)	1.70 (13.25)	0.98 (7.98)	0.62 (4.85)	0.42 (3.33)
8192	6.31 (47.08)	2.22 (16.88)	1.22 (9.54)	0.71 (5.39)	0.44 (3.51)	0.30 (2.28)
16384	4.55 (35.03)	1.61 (11.70)	0.88 (6.41)	0.51 (3.77)	0.32 (2.32)	0.21 (1.53)
20480	4.11 (29.82)	1.45 (10.76)	0.79 (5.85)	0.46 (3.23)	0.28 (2.06)	0.19 (1.39)
24576	3.79 (27.14)	1.34 (9.87)	0.73 (5.28)	0.42 (3.03)	0.26 (1.85)	0.17 (1.27)
40960	3.02 (21.15)	1.06 (7.24)	0.57 (4.06)	0.33 (2.27)	0.20 (1.43)	0.14 (0.96)
49152	2.79 (19.51)	0.98 (6.58)	0.53 (3.61)	0.30 (2.15)	0.19 (1.32)	0.12 (0.87)
81920	2.27 (14.91)	0.79 (5.01)	0.43 (2.89)	0.24 (1.62)	0.15 (0.99)	0.10 (0.63)
98304	2.09 (14.04)	0.72 (4.49)	0.39 (2.52)	0.22 (1.45)	0.14 (0.93)	0.09 (0.59)

TABLE 2-4: EFFECTIVE NUMBER OF BITS VS. GAIN VS. OSR (AV $_{DD}$  = DV $_{DD}$  = 3.3V, V $_{REF}$  = 2.4V INTERNAL, T $_{A}$  = +25°C)

, та							
TOTAL OSR	ENOB RMS (Peak-to-Peak) (bits)						
	GAIN = 0.33	GAIN = 1	GAIN = 2	GAIN = 4	GAIN = 8	GAIN = 16	
32	15.2 (12.7)	15.2 (12.7)	15.2 (12.6)	15.1 (12.6)	15.1 (12.6)	15.0 (12.5)	
64	17.3 (14.8)	17.2 (14.7)	17.1 (14.6)	16.9 (14.5)	16.7 (14.2)	16.3 (13.8)	
128	18.0 (15.5)	17.9 (15.4)	17.8 (15.3)	17.6 (15.1)	17.3 (14.8)	16.9 (14.4)	
256	18.6 (16.1)	18.5 (16.0)	18.3 (15.8)	18.1 (15.6)	17.8 (15.3)	17.4 (14.9)	
512	19.1 (16.6)	19.0 (16.4)	18.8 (16.3)	18.6 (16.1)	18.3 (15.8)	17.9 (15.4)	
1024	19.3 (16.8)	19.2 (16.7)	19.1 (16.6)	18.9 (16.4)	18.5 (16.1)	18.1 (15.6)	
2048	19.7 (17.2)	19.6 (17.1)	19.5 (17.0)	19.3 (16.8)	18.9 (16.4)	18.5 (16.0)	
4096	20.2 (17.7)	20.1 (17.6)	19.9 (17.4)	19.7 (17.2)	19.4 (16.9)	19.0 (16.5)	
8192	20.6 (18.2)	20.5 (18.1)	20.4 (18.0)	20.2 (17.8)	19.9 (17.4)	19.4 (17.0)	
16384	21.1 (18.7)	21.0 (18.7)	20.9 (18.5)	20.7 (18.3)	20.4 (18.0)	19.9 (17.6)	
20480	21.3 (18.9)	21.2 (18.8)	21.0 (18.7)	20.8 (18.5)	20.5 (18.2)	20.1 (17.7)	
24576	21.4 (19.0)	21.3 (18.9)	21.2 (18.8)	21.0 (18.6)	20.6 (18.3)	20.2 (17.9)	
40960	21.7 (19.4)	21.6 (19.3)	21.5 (19.2)	21.3 (19.0)	21.0 (18.7)	20.6 (18.3)	
49152	21.8 (19.5)	21.7 (19.5)	21.6 (19.3)	21.4 (19.1)	21.1 (18.8)	20.7 (18.4)	
81920	22.1 (19.9)	22.0 (19.8)	21.9 (19.8)	21.8 (19.5)	21.5 (19.3)	21.0 (18.9)	
98304	22.2 (20.0)	22.2 (20.0)	22.0 (19.9)	21.9 (19.7)	21.6 (19.4)	21.2 (19.0)	

**Note:** To calculate noise RMS level and effective number of bits for a given GAIN and data rate, refer to the OSR setting and associated data rate relationship shown in Table 5-6.

**NOTES:** 

#### 3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN FUNCTION TABLE

MCP3565R	Symbol	Description
1	A <sub>GND</sub>	Analog Ground Pin
2	REFIN-	Inverting Reference Input Pin
3	REFIN+	Noninverting Reference Input Pin
4	CH1	Analog Input 1 Pin
5	CH0	Analog Input 0 Pin
6	CS	Serial Interface Chip Select Digital Input Pin
7	SCK	Serial Interface Digital Clock Input Pin and Master Clock Input/Output Pin
8	SDI	Serial Interface Digital Data Input Pin
9	SDO	Serial Interface Digital Data Output Pin
10	D <sub>GND</sub>	Digital Ground Pin
11	DV <sub>DD</sub>	Digital Supply Voltage Pin
12	$AV_{DD}$	Analog Supply Voltage Pin
13	EP	Exposed Thermal Pad, internally connected to A <sub>GND</sub>

# 3.1 Differential Reference Voltage Inputs: REFIN+/OUT, REFIN-

The REFIN+/OUT pin is the noninverting differential reference input ( $V_{REF}$ +) when  $VREF\_SEL = 0$ . When  $VREF\_SEL = 1$ , it is the internal voltage reference output voltage as well as the ADC voltage noninverting reference pin.

The REFIN- pin is the inverting differential reference input ( $V_{\text{RFF}}$ -).

For single-ended reference applications, the REFIN-pin should be directly connected to  $A_{GND}$ .

The differential reference voltage pins must respect this condition at all times:  $0.6V \le V_{REF} \le AV_{DD}$ . The differential reference voltage input is given by Equation 3-1.

#### **EQUATION 3-1:**

$$V_{REF} = V_{REF+} - V_{REF-}$$

For optimal ADC accuracy, appropriate bypass capacitors should be placed between REFIN+/OUT and  $A_{GND}$  at all times. Using a 0.1  $\mu F$  and a 10  $\mu F$  ceramic capacitor can help to decouple the reference voltage around the sampling frequency (which would lead to aliasing noise in the base band). These bypass capacitors are not mandatory for correct ADC operation, but removing these capacitors may degrade the accuracy of the ADC.

# 3.2 Analog Inputs (CHn): Differential or Single-Ended

The CHn pins are the analog input signal pins for the ADC. Two analog multiplexers are used to connect the CHn pins to the  $V_{\rm IN}+/V_{\rm IN}-$  analog inputs of the ADC. Each multiplexer independently selects one input to be connected to an ADC input ( $V_{\rm IN}+$  or  $V_{\rm IN}-$ ). Each CHn pin can either be connected to the  $V_{\rm IN}+$  or  $V_{\rm IN}-$  inputs of the ADC. This multiplexer selection is controlled by either the MUX register in MUX mode or the SCAN register in Scan mode. See Figure 5-1 for more details on the multiplexer structure.

When the input is selected by the multiplexer, the differential  $(V_{IN})$  and Common-Mode Voltage  $(V_{INCOM})$  at the ADC inputs are defined by Equation 3-2.

#### **EQUATION 3-2:**

$$V_{IN} = V_{IN+} - V_{IN-}$$
 
$$V_{INCOM} = \frac{V_{IN+} + V_{IN-}}{2}$$

The input signal level is multiplied by the internal programmable analog gain at the front end of the Delta-Sigma modulator. For single-ended input measurements, the user can select  $V_{\text{IN}}$ - to be internally connected to  $A_{\text{GND}}$ .

The differential input voltage should not exceed an absolute of ±V<sub>REF</sub>/GAIN for accurate measurement. If the input is out of range, the converter output code is saturated or overloaded, depending on how the output data format (DATA\_FORMAT[1:0]) is selected. See Section 5.6 "ADC Output Data Format" for further information on the ADC output coding.

The absolute voltage on each of the analog signal input pins can range from  $A_{GND}-0.1 V$  to  $V_{DD}+0.1 V$ . Any voltage above or below this range causes leakage currents through the Electrostatic Discharge (ESD) diodes at the input pins. This ESD current can cause unexpected performance of the device. The Common-mode of the analog inputs should be chosen such that both the differential analog input range and the absolute voltage range on each pin are within the specified operating range defined in the **Electrical Characteristics** table.

# 3.3 SPI Serial Interface Communication Pins

The SPI interface is compatible with both SPI 0,0 and 1,1 modes.

#### 3.3.1 CHIP SELECT (CS)

This is the SPI Chip Select pin that enables/disables the SPI serial communication. The  $\overline{\text{CS}}$  falling edge initiates the serial communication and the rising edge terminates the communication. No communication can take place when this pin is in a Logic High state. This input is Schmitt Triggered.

#### 3.3.2 SERIAL DATA CLOCK (SCK)

This is the serial clock input pin for SPI communication. This input has a Schmitt Trigger structure. The maximum SPI clock speed is 20 MHz. Data are clocked into the device on the rising edge of SCK. Data are clocked out of the device on the falling edge of SCK. The device interface is compatible with both SPI 0,0 and 1,1 modes. SPI modes can be changed when  $\overline{\text{CS}}$  is in Logic High state.

This pin is also used to input or output the MCLK clock, depending on the CLK\_SEL[1:0] bits setting.

When CLK\_SEL[1:0] =  $0 \times$ , the SCK pin is defined as the MCLK input pin, while still working as the SCK input pin for SPI communications.

When running conversions, SCK has to be continuously clocking at a constant frequency to ensure proper ADC accuracy. In this case, communications using the SPI interface should be synchronized on the free-running clock and can be framed with a proper usage of the  $\overline{\text{CS}}$  pin.

When CLK\_SEL[1:0] = 10, the MCLK is running based on the internal oscillator and is not attached to the SCK pin. In this case, SCK and MCLK are asynchronous and the SCK pin is used only for the SPI interface communications.

When CLK\_SEL[1:0] = 11, the SCK pin becomes an output for the internal oscillator and sends a free-running clock at the AMCLK frequency. In this case, the SCK pin is still working as the SCK input for SPI communications.

The MCP3565R becomes the master device for the SCK clock. The SPI communications have to be framed using this free-running clock as the time base in order to be correctly interpreted by the device.

#### 3.3.3 SERIAL DATA OUTPUT PIN (SDO)

This pin is used for the SPI Data Output (SDO). The SDO data are clocked out on the falling edge of SCK. This pin stays high-impedance under the following conditions:

- When CS pin is logic high.
- During the entire SPI write or Fast command communication period after the SPI COMMAND byte has been transmitted.
- After the two device address bits in the command are transmitted, if the device address in the command does not match the internal chip device address.

#### 3.3.4 SERIAL DATA INPUT PIN (SDI)

This is the SPI Data Input (SDI) pin and it uses a Schmitt Trigger structure. When CS is logic low, this pin is used to send a COMMAND byte just after the CS falling edge, which can be followed by data words of various lengths. Data are clocked into the device on the rising edge of SCK. Toggling SDI while reading a register has no effect.

#### 3.4 Digital Ground (D<sub>GND</sub>)

 $D_{GND}$  is the ground connection to internal digital circuitry. To ensure accuracy and noise cancellation,  $D_{GND}$  must be connected to the same ground as  $A_{GND}$ , preferably with a star connection. If a digital ground plane is available, it is recommended to tie this pin to this plane of the Printed Circuit Board (PCB). This plane should also reference all other digital circuitry in the system.  $D_{GND}$  is not internally connected to  $A_{GND}$  and must be connected externally.

#### 3.5 Digital Power Supply (DV<sub>DD</sub>)

DV<sub>DD</sub> is the power supply pin for the digital circuitry within the device. The voltage on this pin must be maintained in the range specified by the **Electrical Characteristics** table. For optimal performance, it is recommended to connect appropriate bypass capacitors (typically, a 10  $\mu$ F ceramic in parallel with a 0.1  $\mu$ F ceramic). DV<sub>DD</sub> is monitored by the DV<sub>DD</sub> POR monitoring circuit for the digital section.

#### 3.6 Analog Power Supply (AV<sub>DD</sub>)

AV<sub>DD</sub> is the power supply pin for the analog circuitry within the device. The voltage on this pin must be maintained in the range specified by the **Electrical Characteristics** table. For optimal performance, it is recommended to connect appropriate bypass capacitors (typically, a 10  $\mu$ F ceramic in parallel with a 0.1  $\mu$ F ceramic). AV<sub>DD</sub> is monitored by the AV<sub>DD</sub> POR monitoring circuit for the analog section.

#### 3.7 Analog Ground $(A_{GND})$

 $A_{GND}$  is the ground connection to internal analog circuitry. To ensure accuracy and noise cancellation, this pin must be connected to the same ground as  $D_{GND}$ , preferably with a star connection. If an analog ground plane is available, it is recommended to tie this pin to this plane of the PCB. This plane should also reference all other analog circuitry in the system.  $A_{GND}$  is the biasing voltage for the substrate of the die and is not internally connected to  $D_{GND}$ .

#### 3.8 Exposed Pad (EP)

The pad is internally connected to  $A_{GND}$ . It must be connected to the analog ground of the PCB for optimal accuracy and thermal performance. This pad can also be left floating if necessary.

**NOTES:** 

# 4.0 TERMINOLOGY AND FORMULAS

This section defines the terms and formulas used throughout this document. The following terms are defined:

- MCLK Master Clock
- AMCLK Analog Master Clock
- DMCLK Digital Master Clock
- DRCLK Data Rate Clock
- OSR Oversampling Ratio

- Offset Error
- Gain Error
- Integral Nonlinearity Error (INL)
- · Signal-to-Noise Ratio (SNR)
- Signal-to-Noise and Distortion Ratio (SINAD)
- Total Harmonic Distortion (THD)
- Spurious-Free Dynamic Range (SFDR)
- MCP3565R Delta-Sigma Architecture
- Power Supply Rejection Ratio (PSRR)
- Common-Mode Rejection Ratio (CMRR)
- Digital Pins Output Current Consumption




FIGURE 4-1: System Clock Details.

#### 4.1 MCLK - Master Clock

This is the master clock frequency used for clocking the Delta-Sigma ADC and the timer for the Scan mode. It can be externally generated (in which case, SCK is the input pin for this clock) or internally generated by the internal oscillator (in which case, it can also be clocked out on the SCK pin).

#### 4.2 AMCLK – Analog Master Clock

This is the clock frequency that is present on the analog portion of the device after prescaling has occurred via the PRE[1:0] bits.

# EQUATION 4-1: ANALOG MASTER CLOCK

$$AMCLK = \frac{MCLK}{Prescale}$$

#### 4.3 DMCLK – Digital Master Clock

This is the clock frequency that is present on the digital portion of the device. This is also the sampling frequency or the rate at which the modulator outputs are refreshed. Each period of this clock corresponds to one sample and one modulator output. See Equation 4-2.

#### **EQUATION 4-2: DIGITAL MASTER CLOCK**

$$DMCLK = \frac{AMCLK}{4} = \frac{MCLK}{4 \times Prescale}$$

#### 4.4 DRCLK - Data Rate Clock

This is the output data rate in Continuous mode or the rate at which the ADC outputs new data. This data rate depends on the OSR and the prescaler as shown in Equation 4-3.

#### **EQUATION 4-3: DATA RATE**

$$DRCLK = \frac{DMCLK}{OSR} = \frac{AMCLK}{4 \times OSR} = \frac{MCLK}{4 \times OSR \times Prescale}$$

Since this is the output data rate and since the decimation filter is a sinc (or notch) filter, there is a notch in the filter transfer function at each integer multiple of this rate.

#### 4.5 OSR – Oversampling Ratio

The ratio of the sampling frequency to the output data rate. OSR = DMCLK/DRCLK in Continuous mode. See Table 5-6 for the OSR setting effect on sinc filter parameters.

#### 4.6 Offset Error

This is the error induced by the ADC when the inputs are shorted together ( $V_{\rm IN}$  = 0V). This error varies based on gain settings, OSR settings and from chip-to-chip. It can easily be calibrated out by an MCU with a subtraction.

#### 4.7 Gain Error

This is the error induced by the ADC on the slope of the transfer function. It is the deviation expressed in percentage compared to the ideal transfer function defined by Equation 5-5. The specification incorporates ADC gain error contributions, but not the  $V_{REF}$  contribution. This error varies with gain and OSR settings. The gain error of this device has a low-temperature coefficient.

#### 4.8 Integral Nonlinearity Error (INL)

Integral nonlinearity error is the maximum deviation of an ADC transition point from the corresponding point of an ideal transfer function, with the offset and gain errors removed, or with the end points equal to zero. It is the maximum remaining static error after offset and gain errors calibration for a DC input signal.

#### 4.9 Signal-to-Noise Ratio (SNR)

For this device family, the Signal-to-Noise Ratio is a ratio of the output fundamental signal power to the noise power (not including the harmonics of the signal) when the input is a sine wave at a predetermined frequency; it is measured in dB. Usually, only the maximum Signal-to-Noise Ratio is specified. The SNR figure depends mainly on the OSR and gain settings of the device, as well as the temperature (due to thermal noise being dominant for high OSR).

#### EQUATION 4-4: SIGNAL-TO-NOISE RATIO

$$SNR(dB) = 10log\left(\frac{SignalPower}{NoisePower}\right)$$

# 4.10 Signal-to-Noise and Distortion Ratio (SINAD)

Signal-to-Noise and Distortion Ratio is similar to Signal-to-Noise Ratio, with the exception that the user must include the harmonics power in the noise power calculation. The SINAD specification depends mainly on the OSR and gain settings.

#### **EQUATION 4-5: SINAD EQUATION**

$$SINAD(dB) = 10log\left(\frac{SignalPower}{Noise + HarmonicsPower}\right)$$

The calculated combination of SNR and THD per the following formula also yields SINAD:

## EQUATION 4-6: SINAD, THD AND SNR RELATIONSHIP

$$SINAD(dB) = 10log \left[ 10^{\left( \frac{SNR}{10} \right)} + 10^{\left( \frac{THD}{10} \right)} \right]$$

#### 4.11 Total Harmonic Distortion (THD)

The THD is the ratio of the output harmonics power to the fundamental signal power for a sine wave input and is defined by Equation 4-7.

#### **EQUATION 4-7:**

$$THD(dB) = 10log(\frac{HarmonicsPower}{FundamentalPower})$$

The THD is usually measured only with respect to the first ten harmonics. THD is sometimes expressed in percentage (%). This formula converts the THD from dB to percentage:

#### **EQUATION 4-8:**

$$THD(\%) = 100 \times 10^{\frac{THD(dB)}{20}}$$

# 4.12 Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio between the output power of the fundamental and the highest spur in the frequency spectrum. The spur frequency is not necessarily a harmonic of the fundamental, even though that is usually the case. This figure represents the dynamic range of the ADC when a full-scale signal is used at the input. This specification depends mainly on the OSR and gain settings.

#### **EQUATION 4-9:**

$$SFDR(dB) = 10log\left(\frac{FundamentalPower}{HighestSpurPower}\right)$$

#### MCP3565R Delta-Sigma 4.13 **Architecture**

A Delta-Sigma ADC is an oversampling converter that incorporates a built-in modulator, which digitizes the quantity of charge integrated by the modulator loop. The quantizer is the block that performs the Analog-to-Digital conversion. The quantizer is typically one bit or a simple comparator, which helps to maintain the linearity performance of the ADC (the DAC structure is in this case, inherently linear).

Multibit quantizers help to lower the quantization error (the error fed back in the loop can be very large with 1-bit quantizers) without changing the order of the modulator or the OSR, which leads to better SNR figures. However, typically the linearity of such architectures is more difficult to achieve since the DAC is no more simple to realize and its linearity limits the THD of such ADC.

The modulator five-level quantizer is a Flash ADC, composed of four comparators, arranged with equally spaced thresholds and a thermometer coding. The device also includes proprietary five-level DAC architecture that is inherently linear for improved THD figures.

#### 4.14 **Power Supply Rejection Ratio** (PSRR)

This is the ratio between a change in the power supply voltage and the change in the ADC output codes. It measures the influence of the power supply voltage on the ADC outputs. PSRR is defined in Equation 4-10.

The PSRR specification can be DC (the power supply is taking multiple DC values) or AC (the power supply is a sine wave at a certain frequency with a certain Common-mode). In AC, the amplitude of the sine wave represents the change in the power supply.

#### **EQUATION 4-10:**

$$PSRR(dB) = 20log\left(\frac{\Delta V_{OUT}}{\Delta A V_{DD}}\right)$$

Where  $V_{\mbox{\scriptsize OUT}}$  is the equivalent input voltage that the output code translates to with the ADC transfer function

#### Common-Mode Rejection Ratio 4.15 (CMRR)

This is the ratio between a change in the Common-mode input voltage and the change in the ADC output codes. It measures the influence of the Common-mode input voltage on the ADC outputs.

The CMRR specification can be DC (the Common-mode input voltage takes multiple DC values) or AC (the Common-mode input voltage is a sine wave at a certain frequency with a certain Common-mode). In AC, the amplitude of the sine wave represents the change in the Common-mode input voltage. CMRR is defined in Equation 4-11.

#### **EQUATION 4-11:**

$$CMRR(dB) = 20log\left(\frac{\Delta V_{OUT}}{\Delta V_{INCOM}}\right)$$

Where  $V_{INCOM} = (V_{IN} + + V_{IN})/2$  is the Common-mode input voltage and V<sub>OUT</sub> is the equivalent input voltage that the output code translates to with the ADC transfer function.

#### 4.16 **Digital Pins Output Current** Consumption

The digital current consumption shown in the Electrical Characteristics table does not take into account the current consumption generated by the digital output pins and the charge of their capacitive loading. The specification is intended with all output pins left floating and no communication.

In order to estimate the additional current consumption due to the output pins, see Equation 4-12. This equation specifies the amount of additional current due to each pin when its output is connected to a  $C_{load}$ capacitance, with respect to  $\mathsf{D}_{\mbox{\footnotesize{GND}}}$  and submitted to an output signal toggling at an fout frequency.

If a typical 10 MHz SPI frequency is used, with a 30 pF load and  $DV_{DD}$  = 3.3V, the SDO output generates an additional maximum current consumption of 500 µA (the maximum toggling frequency of SDO is 5 MHz, since f<sub>SCK</sub> = 10 MHz and this is reached when the ADC output code is a succession of '1's and '0's). The Cload value includes internal digital output driver capacitance, but this can generally be neglected with respect to the external loading capacitance.

**EQUATION 4-12:**

$$DIDD_{SPI} = C_{load} \times DV_{DD} \times f_{out}$$

Where:

 $C_{load}$  = Capacitance on the Output Pin

 $DV_{DD}$  = Digital Supply Voltage

 $f_{out}$  = Output Frequency on the Output Pin

**NOTES:** 

#### 5.0 DEVICE OVERVIEW

#### 5.1 Analog Input Multiplexer

The MCP3565R device includes a fully configurable analog input dual multiplexer that can select which input is connected to each of the two differential input pins  $(V_{IN}+V_{IN}-)$  of the Delta-Sigma ADC.

The dual multiplexer is divided into two single-ended multiplexers that are totally independent.

Each of these multiplexers includes the same possibilities for the input selection, so that any required combination of input voltages can be converted by the ADC. The analog multiplexer is composed of parallel low-resistance input switches, turned on or off, depending on the input channel selection. Their resistance is negligible compared to the input impedance of the ADC (caused by the charge and discharge of the input sampling capacitors on the  $V_{\rm IN}$ - $V_{\rm IN}$ -ADC inputs). The block diagram of the analog multiplexer is shown in Figure 5-1.




FIGURE 5-1: Simplified Analog Input Multiplexer Schematic.

The possible selections are described in Table 5-1 and can be set with the MUX[7:0] register bits during the MUX mode. The MUX[7:4] bits define the selection for the  $V_{IN}^+$  pin (noninverting analog input of the ADC). The MUX[3:0] bits define the selection for the  $V_{IN}^-$  pin (inverting analog input of the ADC).

TABLE 5-1: ANALOG INPUT MUX DECODING

MUX[7:4] (V <sub>IN</sub> +) or MUX[3:0] (V <sub>IN</sub> -) Code	Selected Channel	Comment
0000	CH0	
0001	CH1	
0010	Reserved	Do not use
0011	Reserved	Do not use
0100	Reserved	Do not use
0101	Reserved	Do not use
0110	Reserved	Do not use
0111	Reserved	Do not use
1000	A <sub>GND</sub>	
1001	AV <sub>DD</sub>	
1010	Reserved	Do not use
1011	REFIN+/OUT	
1100	REFIN-	
1101	TEMP Diode P	
1110	TEMP Diode M	
1111	Internal V <sub>CM</sub>	Internal Common-mode voltage for modulator biasing

During SCAN mode, the two single-ended input multiplexers are automatically set to a certain position, depending on the SCAN sequence and which channel has been selected by the user. The SCAN sequence channels' configuration corresponds to a certain code in the MUX[7:0] register, as defined in Table 5-15.

In order to monitor the digital power supply (DV<sub>DD</sub>), it is necessary to connect DV<sub>DD</sub> externally to one of the CHn analog inputs, since DV<sub>DD</sub> is not one of the possible selections of the analog multiplexer. A similar setup can be implemented to monitor D<sub>GND</sub> if D<sub>GND</sub> is not connected externally to A<sub>GND</sub>.

The TEMP Diodes P and M are two internal diodes that are biased by a current source, and that can be used to perform a temperature measurement. If TEMP Diode P is connected to  $V_{\text{IN}^+}$  and TEMP Diode M to  $V_{\text{IN}^-}$ , then the ADC output code is a function of the temperature using Equation 5-1 (see Section 5.1.2, Internal Temperature Sensor for more details). The  $V_{\text{CM}}$  selection measures the internal Common-mode voltage source that biases the Delta-Sigma modulator (this voltage is not provided at any output of the part).

The possible inputs of the analog multiplexer include, not only the analog input channels, but also REFIN+/-inputs,  $AV_{DD}$  and  $A_{GND}$ , as well as temperature sensor outputs and the  $V_{CM}$  internal Common-mode. This large selection offers many possibilities for measuring internal or external data resources of the system and can serve as diagnostic purposes to increase the security of the applications. Some monitor channels are already predefined in Scan mode to further help users to integrate diagnostics to their applications (for example, the analog power supply or the temperature can be constantly monitored in Scan mode; see Section 5.15.3 "Scan Mode Internal Resource Channels" for more details of the different resources that can be monitored in Scan mode).

Note: When VREF\_SEL = 0 (external V<sub>REF</sub>) and REFIN+/OUT and REFIN- are selected as analog inputs for the ADC, the same REFIN+/OUT and REF- pin voltages are used as the reference for the ADC. This Diagnostic mode is useful for determining the full-scale gain error of the ADC when

a gain setting of 1/3x or 1x is used.

### 5.1.1 BURNOUT CURRENT SOURCES FOR SENSOR OPEN/SHORT DETECTION

The ADC inputs,  $V_{\text{IN}}$ -/ $V_{\text{IN}}$ +, feature a selectable burnout current source, which enables open or short-circuit detection, as well as biasing very low-current external sensors. The bias current is sourced on the  $V_{\text{IN}}$ + pin of the ADC (noninverting output of the analog multiplexer) and sunk on the  $V_{\text{IN}}$ - pin of the ADC (inverting output of the analog multiplexer). Since the same current flows at the  $V_{\text{IN}}$ -/ $V_{\text{IN}}$ + pins of the ADC, it can sense the impedance of an externally connected sensor that would be connected between the selected inputs of the multiplexer. When the sensor is in short circuit, the ADC converts signals that are close to 0V. When the sensor is an open circuit, the ADC converts signals that are close to the AV<sub>DD</sub> voltage.

The current source is an independent peripheral of the ADC. It does not need the ADC to be in Conversion mode to be present. Once enabled, the source provides current even when the ADC is in Reset or ADC Shutdown mode. The current source can be configured at any time through programming the CS\_SEL[1:0] bits in the CONFIGO register (see Table 5-2).

Since the amount of current selected can be very small, it may be necessary to diminish the MCLK master clock frequency to be able to reach the full desired accuracy during conversions (the settling time of the input structure, including the sensor, can be large if the sensor is very resistive, which will limit the bandwidth of the Sample-and-Hold input circuit).

TABLE 5-2: BURNOUT CURRENT SOURCE SETTINGS

CS_SEL[1:0] (Source/Sink)	Burnout Current Amplitude
0.0	0 μΑ
01	0.9 μΑ
10	3.7 µA
11	15 μA

The accuracy of the current sources is on the order of magnitude of  $\pm 20\%$  and not very well controlled internally. However, the mismatch between sink and source is typically around  $\pm 1\%$ .

This relatively low accuracy on the current is generally sufficient for open/short detection applications. Figure 2-53 shows how the ADC output code varies when the burnout current sources are enabled (with Gain = 1x) and the input sensor impedance is swept with a large dynamic range. This allows the use of the ADC as an open/short-detection circuit, which is practical when manufacturing complex remote sensor systems.

# 5.1.2 INTERNAL TEMPERATURE SENSOR

The device includes an on-board temperature sensor, which is made of two typical P-N junction diodes biased by fixed current sources (TEMP Diode P and M). The TEMP Diode P has a current density of 4x of the TEMP Diode M.

The difference in the current densities of the diodes yields a voltage that is a function of the absolute temperature.

Once the ADC inputs ( $V_{\text{IN}}$ -/ $V_{\text{IN}}$ +) are connected to the temperature sensor diodes (MUX[7:0] = 0xDE), the ADC will see a  $V_{\text{IN}}$  differential input that is the function of the temperature. The transfer function of the temperature sensor can be approximated by a linear equation or a third-order equation for more accuracy.

When the internal temperature sensor is selected for the MUX or SCAN input, the input sink/source current source, controlled by the CS\_SEL[1:0] bits (see Section 5.1, Analog Input Multiplexer), is disabled internally (even though the CS\_SEL[1:0] bits are not modified by the temperature sensor selection). In this case, the input current source is replaced by a specific internal current source that will only be sourced to the diode temperature sensor (see Figure 5-1).

The bias current of the diodes is not calibrated internally and can lead to a relatively large gain and offset error in the transfer function of the temperature sensor. Typical graphs showing the typical error in the temperature measurement are provided in **Section 2.0**, **Typical Performance Curves** (see Figure 2-51 for first-order and Figure 2-51 for third-order fitting).

The accuracy can also be optimized by using proper digital gain and offset error calibration schemes.

#### **EQUATION 5-1: TEMPERATURE SENSOR TRANSFER FUNCTION**

First-order (linear) fitting: Gain = 1, MCLK = 4.9152 MHz, DATA\_FORMAT[1:0] = 00  $TEMP(\ ^{\circ}\!C) = 4.0096 \times 10^{\left(-4\right)} \times ADCDATA(LSb) \times V_{REF}(V) - 269.13 \quad \text{Where V}_{REF} = V_{REF} + -V_{REF} + V_{IN}(mV) = 0.2973 \times TEMP\ (\ ^{\circ}\!C) + 80$ 

# 5.1.3 ADC OFFSET CANCELLATION ALGORITHM

The input multiplexer and the ADC include an offset cancellation algorithm that cancels the offset contribution of the ADC. This offset cancellation algorithm is controlled by the AZ\_MUX bit in the CONFIG2 register. When AZ\_MUX = 0 (default), the offset cancellation algorithm is disabled and the conversions are not affected by this

setting. When AZ\_MUX = 1, the algorithm is enabled. When the offset cancellation algorithm is enabled, ADC takes two conversions, one with the differential input as  $V_{IN}+/V_{IN}-$ , one with  $V_{IN}+/V_{IN}-$  inverted. Equation 5-2 calculates the ADC output code. When AZ\_MUX = 1, the Conversion Time,  $T_{CONV}$ , is multiplied by two, compared to the default case where AZ\_MUX = 0.

### **EQUATION 5-2: AZ\_MUX CONVERSION RESULT**

$$ADC\ Output\ Code\ (AZ\_MUX = 1)\ =\ \frac{(ADC\ Output\ at\ +\ V_{\c IN})-(ADC\ Output\ at\ -V_{\c IN})}{2}$$

This technique allows the cancellation of the ADC offset error and the achievement of ultra-low offset without any digital calibration. The resulting offset is the residue of the difference between the two conversions, which is on the order of magnitude of the noise floor. This offset is effectively canceled at every conversion, so the residual offset error temperature drift is extremely low.

For One-Shot mode, the conversion time is simply multiplied by two. Enabling the AZ\_MUX bit is not compatible with the Continuous Conversion mode (because it effectively multiplexes the inputs in between each conversion). If AZ\_MUX = 1 and CONV\_MODE = 11 (Continuous Conversion mode), the device will reset the digital filter in between each conversion, and will therefore, have an output data rate of  $1/(2 * T_{CONV})$ . The Continuous mode is replaced by a series of One-Shot mode conversions with no delay in between each conversion (see Section 5.14 "Conversion Modes" and Figure 5-5 for more details about the Conversion modes).

### 5.2 Input Impedance

The ADC inputs  $(V_{IN}+/V_{IN}-)$  are directly tied to the analog multiplexer outputs and are not routed to external pins. The multiplexer input stage contribution to the input impedance is negligible.

The conversion accuracy can be affected by the input signal source impedance when any external circuit is connected to the input pins. The source impedance adds to the internal impedance and directly affects the time required to charge the internal sampling capacitor. Therefore, a large input source impedance connected to the input pins can increase the system performance errors, such as offset, gain and Integral Nonlinearity (INL). Ideally, the input source impedance should be near zero. This can be achieved by using an operational amplifier with a closed-loop output impedance of tens of ohms.

A proper anti-aliasing filter must be placed at the ADC inputs. This will attenuate the frequency contents around DMCLK and keep the desired accuracy over the baseband (DRCLK) of the converter.

This anti-aliasing filter can be a simple first-order RC network with low time constant, which will provide a high rejection at the DMCLK frequency (see Figure 5-6

for more details). The RC network usually uses small R and large C to avoid additional offset due to IR drop in the signal path. This anti-aliasing filter will induce a small systematic gain error on the AC input signals that can be compensated in the digital section with the Digital Gain Error Calibration register (GAINCAL).

### 5.3 ADC Programmable Gain

The gain of the converter is programmable and controlled by the GAIN[2:0] bits in the CONFIG2 register. The ADC programmable gain is divided in two gain stages: one in the analog domain, one in the digital domain, as per Table 5-3.

After the multiplexer, the analog input signals are routed to the Delta-Sigma ADC inputs and are amplified by the analog gain stage (see Section 5.3.1 "Analog Gain" for more details). The digital gain stage is placed inside the digital decimation filter (see Section 5.3.2 "Digital Gain" for more details).

TABLE 5-3: DELTA-SIGMA ADC GAIN SETTINGS

(	GAIN[2:0]		Total Gain (V/V)	Analog Gain (V/V)	Digital Gain (V/V)	Total Gain (dB)	V <sub>IN</sub> Range (V)
0	0	0	0.333	0.333	1	-9.5	±Min (AV <sub>DD</sub> , 3 * V <sub>REF</sub> )
0	0	1	1	1	1	0	±V <sub>REF</sub>
0	1	0	2	2	1	6	±V <sub>REF</sub> /2
0	1	1	4	4	1	12	±V <sub>REF</sub> /4
1	0	0	8	8	1	18	±V <sub>REF</sub> /8
1	0	1	16	16	1	24	±V <sub>REF</sub> /16
1	1	0	32	16	2	30	±V <sub>REF</sub> /32
1	1	1	64	16	4	36	±V <sub>REF</sub> /64

#### 5.3.1 ANALOG GAIN

The gain settings, from 0.33x to 16x, are done in the analog domain. This analog gain is placed on each ADC differential input. Each doubling of the gain improves the thermal noise due to sampling by approximately 3 dB, which means the lowest noise configuration is obtained when using the highest analog gain. The SNR, however, is degraded, since doubling the gain factor reduces the maximum allowable input signal amplitude by approximately 6 dB.

If the gain is set to 0.33x, the differential input range theoretically becomes  $\pm 3$  \*  $V_{REF}.$  However, the device does not support input voltages outside of the power supply voltage range. If large reference voltages are used with this gain, the input voltage range will be clipped between  $A_{GND}$  and  $AV_{DD};$  therefore, the output code span will be limited. This gain is useful when the reference voltage is small and when the input signal voltage is large.

The analog gain stage can be used to amplify very low signals, but the differential input range of the Delta-Sigma modulator must not be exceeded.

#### 5.3.2 DIGITAL GAIN

When the gain setting is chosen from 16x to 64x, the analog gain stays constant at 16x, and the additional gain is done in the digital domain by a simple shift and round of the output code. The digital gain range is between 1x and 4x.

The output noise is approximately unchanged (except for the quantization noise, which is slightly decreased). The SNR is thus degraded by 6 dB per octave from 16x to 64x settings.


This digital gain is useful for scaling up the signals without using the host device (MCU) operations, but they degrade the SNR and resolution (one bit per octave) and do not significantly improve the noise performance, except for very large OSR settings.

### 5.4 Delta-Sigma Modulator

### 5.4.1 ARCHITECTURE

The Delta-Sigma ADC includes a second-order modulator with a multibit DAC architecture. Its 5-level quantizer is a Flash ADC composed of four comparators with equally spaced thresholds and a thermometer output coding. The proprietary 5-level architecture ensures minimum quantization noise at the outputs of the modulators without disturbing the linearity or inducing additional distortion.

Unlike most multibit DAC architectures, the 5-level DAC used in this architecture is inherently linear; therefore, it does not degrade the ADC linearity and THD performance. The sampling frequency is DMCLK; therefore, the modulator outputs are refreshed at a DMCLK rate. Figure 5-2 represents a simplified block diagram of the Delta-Sigma modulator.



**FIGURE 5-2:** Simplified Delta-Sigma ADC Block Diagram.

#### 5.4.2 MODULATOR OUTPUT BLOCK

The modulator output option enables users to apply their own digital filtering on the output bit stream. By setting EN\_MDAT = 1 in the IRQ register, the modulator output is available through the ADCDATA register (0x0) with DMCLK rate. With this configuration, the digital decimation filter is disabled in order to reduce the current consumption and no data ready interrupt is generated on any of the IRQ mechanisms.


Considering that the Delta-Sigma modulator has a 5-level output, given by the state of four comparators with thermometer coding, the output is represented using four bits, each bit representing the state of the corresponding comparator (see Table 5-4). The modulator can be considered as a 5-level output at DMCLK rate.

When CLK\_SEL[1:0] = 11 (internal oscillator with external clock output), the AMCLK clock is present on the SCK pin. This configuration allows a correct synchronization of the bit stream when the internal oscillator is used as the master clock source.

When CLK\_SEL[1:0] = 00, the modulator outputs are also synchronized with the SCK input, but the ratio between MCLK and AMCLK must to be taken into account in the user applications to correctly retrieve the desired bit stream.

TABLE 5-4: DELTA-SIGMA MODULATOR OUTPUT CODING

COMP[3:0] Code	Modulator Output Code (Decimal)	MDAT ADCDATA Value	Equivalent V <sub>REF</sub> Voltage
1111	+2	1111	+V <sub>REF</sub>
0111	+1	0111	+V <sub>REF</sub> /2
0011	0	0011	0
0001	-1	0001	-V <sub>REF</sub> /2
0000	-2	0000	-V <sub>REF</sub>



**FIGURE 5-3:** MDAT Serial Outputs Depending on the Modulator Output Code.

#### 5.4.3 BOOST MODES

The Delta-Sigma modulator includes a programmable biasing circuit in order to further adjust the power consumption to the sampling speed applied through the MCLK. This can be programmed through the BOOST[1:0] bits in the CONFIG2 register. The different BOOST settings are applied to the entire modulator circuit, including the voltage reference buffers. The settings of the BOOST[1:0] bits are described in Table 5-5.

TABLE 5-5: BOOST SETTINGS DESCRIPTION

BOOST[1:0]	Bias Current
00	x0.5
01	x0.66
10	x1 (default)
11	x2

The maximum achievable Analog Master Clock (AMCLK) speed, the maximum sampling frequency (DMCLK) and the maximum achievable data rate (DRCLK) are highly dependent on the BOOST[1:0] and GAIN[2:0] bits setting. A higher BOOST setting allows the circuit's bandwidth to be increased and allows a higher analog master clock rate, which will then

increase the baseband of the input signals to be converted. The digital gain (which is enabled at 32x and 64x gains) has no influence on the achievable bandwidth.

A typical dependency of the bandwidth depending on the gain for each BOOST setting combination is shown from Figure 2-35 to Figure 2-38. Typically, a larger gain setting requires a higher BOOST setting in order to achieve the same bandwidth performance.

Figure 2-43 shows the behavior of the achievable bandwidth at BOOST =  $1\times$  with AV\_DD corner cases. Since the BOOST settings vary, the internal slew rate of the modulator components, using a lower V\_REF value, will improve the bandwidth if low BOOST settings are used and show a bandwidth behavior that is too limited.

### 5.5 Digital Decimation Filter

The decimation filter decimates the output bit stream of the modulator to produce 24-bit ADC output data. The decimation filter present in the device is a cascade of two filters: a third-order sinc filter with a decimation ratio of  $\mathsf{OSR}_3$  (third order moving an average of  $\mathsf{3} \times \mathsf{OSR}_3$  values), followed by a first-order sinc filter with a decimation ratio of  $\mathsf{OSR}_1$ , moving an average of  $\mathsf{OSR}$  values (third order moving average of  $\mathsf{3} \times \mathsf{OSR}_3$  values).

Figure 5-4 represents the decimation filter architecture.




FIGURE 5-4: Decimation Filter Block Diagram.

Equation 5-3 is the transfer function of the decimation filter:

# EQUATION 5-3: FILTER TRANSFER FUNCTION

$$H(z) = \frac{\left(1 - z^{-OSR_3}\right)^3}{\left(OSR_3(1 - z^{-1})\right)^3} \bullet \frac{\left(1 - z^{-OSR_1} \bullet OSR_3\right)}{OSR_1 \bullet \left(1 - z^{-OSR_3}\right)}$$
Where:
$$z = exp\left(\frac{2\pi fj}{DMCLK}\right)$$

The resolution (number of possible output codes expressed in powers of two or in bits) of the digital filter is 24-bit maximum for any OSR = OSR<sub>3</sub> x OSR<sub>1</sub> and data format choice. The resolution only depends on the OSR through the OSR[3:0] bits setting in the CONFIG1 register per Table 5-6. Once the OSR is chosen, the resolution is fixed and the output code of the ADC is encoded with the data format defined by the DATA\_FORMAT[1:0] bits setting in the CONFIG3 register.

The transfer function of this filter has a unity gain at each multiple of DMCLK. A proper anti-aliasing filter must be placed at the ADC inputs. This will attenuate the frequency contents around each multiple of DMCLK and keep the desired accuracy over the baseband of the converter. This anti-aliasing filter can be a simple first-order RC network with low time constant to provide a high rejection at DMCLK frequency.

The conversion time is a function of the OSR settings and the DMCLK frequency.

# EQUATION 5-4: CONVERSION TIME FOR OSR = OSR3 x OSR1

$$T_{CONV} = [(3 \times OSR_3) + (OSR_1 - 1) \times OSR_3] / DMCLK$$

In One-Shot mode, each conversion is launched individually, so the maximum data rate is effectively 1/T<sub>CONV</sub> if each conversion is launched with no delay. The digital filter is reset in between each conversion.

However, due to the nature of the digital filter (which memorizes the sum of the incoming bit stream), the data rate at the filter output can be maximized if the filter is never reset. Because of the internal resampling of the digital filter, the output data rate can be equal to DMCLK/OSR = DRCLK; this is the case in Continuous mode. In this case, the first conversion still happens in the T<sub>CONV</sub> time, as this is the settling time of the filter. The subsequent conversions are pipelined and give their output at a data rate of DRCLK. The Continuous Conversion mode can optimize the data rate, while consuming the same power as One-Shot mode, which is advantageous in applications that require a continuous sampling of the analog inputs. The Continuous mode is not compatible with multiplexing the inputs (see Section 5.15 "Scan Mode" for more details about the Conversion mode settings in MUX and Scan modes).

Figure 5-5 shows the fundamental difference between One-Shot mode and Continuous mode in a simplified diagram.




FIGURE 5-5: One-Shot Mode vs. Continuous Mode.

Since the converter is effectively doing two conversions when the AZ\_MUX bit is enabled, the conversion time is equal to 2 \*  $T_{CONV}$  in this mode. As described in Section 5.1.3 "ADC Offset Cancellation Algorithm", this selection is not compatible with the Continuous Conversion mode; therefore, the output data rate is equal to  $1/(2 * T_{CONV})$  in this mode.

Table 5-6 summarizes the possible filter settings and their associated Conversion Time,  $T_{CONV}$ , as well as their output data rate (DRCLK) in Continuous mode.

When OSR is larger than 20480 for typical master clock frequency, MCLK = 4.9152 MHz, the device includes an additional 50/60 Hz rejection by aligning decimation

filter notches with a multiple of 50/60 Hz depending on the OSR setting. The rejection band strongly depends on the master clock accuracy and corresponds to a first-order decimation filter rejection rate.

The high OSR settings can be used for applications requiring very low noise and slow data rates.

Figure 5-6 shows the frequency response of the decimation filter with default settings. Figure 5-7 represents the frequency response of the filter with the highest OSR settings and a line rejection at 60 Hz.

TABLE 5-6: OVERSAMPLING RATIO AND SINC FILTER RELATIONSHIP

	ADC Reso		ADC Resolution	Conversion	Data Rate in Continuous Conversion Mode					
C	SR	[3:	0]	OSR <sub>3</sub>	OSR <sub>1</sub>	Total OSR	(No Missing Codes)	Time (T <sub>CONV</sub> )	Data Rate (Hz) with MCLK = 4.9152 MHz	Fastest Data Rate (Hz) with MCLK = 19.6608 MHz
0	0	0	0	32	1	32	16	96/DMCLK	38400	153600
0	0	0	1	64	1	64	19	192/DMCLK	19200	76800
0	0	1	0	128	1	128	22	384/DMCLK	9600	38400
0	0	1	1	256	1	256	24	768/DMCLK	4800	19200
0	1	0	0	512	1	512	24	1536/DMCLK	2400	9600
0	1	0	1	512	2	1024	24	2048/DMCLK	1200	4800
0	1	1	0	512	4	2048	24	3072/DMCLK	600	2400
0	1	1	1	512	8	4096	24	5120/DMCLK	300	1200
1	0	0	0	512	16	8192	24	9216/DMCLK	150	600
1	0	0	1	512	32	16384	24	17408/DMCLK	75	300
1	0	1	0	512	40	20480	24	21504/DMCLK	60	240
1	0	1	1	512	48	24576	24	25600/DMCLK	50	200
1	1	0	0	512	80	40960	24	41984/DMCLK	30	120
1	1	0	1	512	96	49152	24	50176/DMCLK	25	100
1	1	1	0	512	160	81920	24	82944/DMCLK	15	60
1	1	1	1	512	192	98304	24	99328/DMCLK	12.5	50




FIGURE 5-6: Decimation Filter Frequency Response (OSR = 256, PRE = 1:1, MCLK = 4.9152 MHz).




FIGURE 5-7: Decimation Filter Frequency Response (OSR = 81920, PRE = 1:1, MCLK = 4.9152 MHz).

### 5.6 ADC Output Data Format

The ADC Output Data (ADCDATA) register is located at the address: 0x0. The default length of the register is 24-bit (23-bit + sign).

Output data are calculated in the digital decimation filter with a much larger resolution and rounded to the closest LSb value.

The rounding ensures a maximum 1/2 LSb error instead of a simple truncation that ensures a 1 LSb maximum error.

Equation 5-5 calculates the ADC output code as a function of the input and reference signals for DC inputs.

### **EQUATION 5-5:** ADC OUTPUT CODE FOR DC INPUT (DATA\_FORMAT[1:0] = 00)

$$ADC\_OUTPUT(LSb) \ = \left(\frac{V_{IN+} - V_{IN-}}{V_{REF+} - V_{REF-}}\right) \times 8,388,608 \times GAIN$$

For AC sine wave inputs, the decimation filter transfer function (see Equation 5-3) induces an additional gain on the ADC output code, which depends on the input frequency (roll-off of the decimation filter).

For any inputs, the  $V_{\rm IN}$ +/ $V_{\rm IN}$ - voltages are averaged out during the whole conversion time as the ADC is an oversampling converter.

ADC output format is set by the DATA\_FORMAT[1:0] bits in the CONFIG3 register. These bits define four different possible formats for the ADC Data Output register: three 32-bit formats and one 24-bit format for the MCP3565R.

Figure 5-8 describes all possible data formats.




FIGURE 5-8: ADC Output Format Selection.

When DATA\_FORMAT[1:0] = 0x, the ADC data are represented on 24 bits (23-bit plus sign). The ADC output code is represented with MSb first signed two's complement coding. With these two data formats, the coding does not allow overrange; the equivalent analog input range is [- $V_{REF}$ ; + $V_{REF}$  - 1 LSb]. When  $V_{IN}$  \* Gain >  $V_{REF}$  - 1 LSb, the 24-bit ADC code (SGN+DATA[22:0]) will saturate and be locked at 0x7FFFFF. When  $V_{IN}$  \* Gain < - $V_{REF}$ , the 24-bit ADC code will saturate and be locked at 0x800000. Using these data formats does not permit correctly evaluating full-scale errors in case of a positive full-scale error.

When DATA\_FORMAT[1:0] = 0.0, the output register shows only the 24-bit value. When DATA\_FORMAT[1:0] = 0.1, the output register is 32 bits long and the output code is padded with additional zeros on the last byte. The output code is left justified in this case. This format is useful for 32-bit MCU applications.

When DATA\_FORMAT[1:0] = 1x, the ADC data are represented on 25 bits. For these two data formats, the output register is 32 bits long. With these two data formats, the coding allows overrange; the equivalent analog input range is [-2 x V<sub>REF</sub>, +2 x V<sub>REF</sub> - 1 LSb]. When V<sub>IN</sub>\* Gain >  $2V_{REF}$  - 1 LSb, the 25-bit ADC code (SGN+DATA[23:0]) will saturate and be locked at 0x0FFFFF. When V<sub>IN</sub>\* Gain <  $-2V_{REF}$ , the 24-bit ADC code will saturate and be locked at 0x1000000. Using these data formats allows a correct evaluation of the full-scale errors in case of a positive full-scale error, since they allow inputs that can be greater than  $V_{REF}$  or less than  $-V_{REF}$ .

The ADC accuracy is not maintained on the full extended [ $-2 \times V_{REF}$ ,  $+2 \times V_{REF}$  – 1 LSb] range, but only on a smaller range, which is approximately equal to  $\pm 1.05 \times V_{REF}$ . This overrange can be useful in high-side measurements and gain error cancellation algorithms. The overrange-capable formatting on 25 bits is fully compatible with the standard code locked formatting on 24 bits; both coding formats will produce the same

24-bit codes for the [-V<sub>REF</sub>; +V<sub>REF</sub> – 1 LSb] range and the MSb on the 25-bit coding can be considered as a simple Sign bit extension.

When DATA\_FORMAT[1:0] = 10, the 25-bit (24-bit + SGN) value is right justified. The first byte of the 32-bit ADC output code will repeat the Sign bit (SGN).

In DATA\_FORMAT[1:0] = 11, the output code is similar to the one in DATA\_FORMAT[1:0] = 10. The only difference resides in the four MSbs of the first byte, which are no longer repeats of the Sign bit (SGN). They are the Channel ID data (CH\_ID[3:0]) that are defined in Table 5-15. This CH\_ID[3:0] word can be used to verify that the right channel has been converted to Scan mode and can serve easy data retrieval and logging (see Section 5.15 "Scan Mode" for more details about the Scan mode). In MUX mode, this 4-bit word is defaulted to (0.000) and does not vary with the MUX[7:0] selection. This format is useful for 32-bit MCU applications.

TABLE 5-7: DATA\_FORMAT[1:0] = 0x (24-BIT CODING)

Equivalent Input Voltage	ADC Output Code (SGN + DATA[22:0])	Hexadecimal	Decimal
> V <sub>REF</sub> - 1 LSb	011111111111111111111111	0x7FFFFF	+8388607
V <sub>REF</sub> – 2 LSbs	01111111111111111111111	0x7FFFFE	+8388606
1 LSb	000000000000000000000000000000000000000	0x000001	+1
0	00000000000000000000000	0x000000	0
-1 LSb	111111111111111111111111	0xFFFFFF	-1
-V <sub>REF</sub> + 1 LSb	100000000000000000000000000000000000000	0xFFFFFF	-8388607
<-V <sub>REF</sub>	100000000000000000000000000000000000000	0x800000	-8388608

TABLE 5-8: DATA\_FORMAT[1:0] = 1x (25-BIT CODING)

Equivalent Input Voltage	ADC Output Code (SGN + DATA[21:0])	Hexadecimal	Decimal
> 2 V <sub>REF</sub> – 1 LSb	01111111111111111111111111	0x0FFFFF	+16777215
2 V <sub>REF</sub> – 2 LSbs	011111111111111111111111	0x0FFFFE	+16777214
V <sub>REF</sub> + 1 LSb	010000000000000000000000000000000000000	0x0800001	+8388609
V <sub>REF</sub>	0100000000000000000000000	0x0800000	+8388608
V <sub>REF</sub> – 1 LSb	00111111111111111111111111	0x07FFFF	+8388607
V <sub>REF</sub> – 2 LSbs	001111111111111111111111	0x07FFFE	+8388606
1 LSb	000000000000000000000000000000000000000	0x0000001	+1
0	000000000000000000000000000000000000000	0x0000000	0
-1 LSb	111111111111111111111111111	0x1FFFFFF	-1
-V <sub>REF</sub> + 1 LSb	110000000000000000000000000000000000000	0x1800001	-8388607
-V <sub>REF</sub>	110000000000000000000000000000000000000	0x1800000	-8388608
-V <sub>REF</sub> – 1 LSb	1011111111111111111111111	0x17FFFFF	-8388609
-2 V <sub>REF</sub> + 1 LSb	100000000000000000000000000000000000000	0x1000001	-16777215
< -2 V <sub>REF</sub>	1000000000000000000000000	0x1000000	-16777216

# 5.7 Internal/External Voltage Reference

# 5.7.1 VOLTAGE REFERENCE SELECTION

The voltage reference selection for the ADC is controlled by the VREF\_SEL bit in the CONFIG0 register, as shown in Table 5-9.

The REFIN- pin is set as an input, directly connected to the  $V_{REF}$ - input of the ADC. For a better noise immunity, it is recommended to connect this pin to  $A_{GND}$  externally when a single-ended voltage reference is used. Figure 6-10 shows more details of the reference selection and reference pins connections.

TABLE 5-9: ADC VOLTAGE REFERENCE SELECTION

VDEE SEL	Description	Reference Input/Output Pins			
VREF_SEL	Description	REFIN- Pin	REFIN+/OUT Pin		
0	External reference selected. Internal reference buffer is shut down. Internal reference is only generating the internal 1.2V Common-mode voltage for the ADC.	V <sub>REF</sub> - Input	V <sub>REF</sub> + Input		
1	Internal reference selected with 2.4V buffered output.	V <sub>REF</sub> - Input (should be tied to A <sub>GND</sub> )	Internal reference with 2.4V buffered output		




FIGURE 5-9: Voltage Reference Selection Schematic.

When VREF\_SEL = 0, the reference voltage is set to External mode. The REFIN+/OUT pin becomes an input. In this case, the REFIN+/OUT pad is directly tied to the V<sub>REF</sub>+ input of the ADC. There is no input buffer in the differential input voltage reference path in this mode, so the external voltage reference should include a buffer to be able to charge the internal voltage reference sampling capacitors.

When VREF\_SEL = 1, the REFIN+/OUT is internally buffered to produce a 2.4V buffered reference voltage at the  $V_{REF}$ + input of the ADC. Section 5.7.2 "Internal Voltage Reference Buffer" details the architecture of the voltage reference buffer.

In this mode, the REFIN+/OUT pin becomes an output and the reference voltage is generated internally.

The structure of the internal voltage reference is based on a band gap voltage reference source, giving a 1.2V output directly connected to a low noise chopper buffer, configured with a gain of 2x, to give a 2.4V output on the REFIN+/OUT pad. The internal reference has a very low typical temperature coefficient of 15 ppm/°C for extended temperature range and 9 ppm/°C for industrial temperature range, allowing the ADC output codes to have the least variation corresponding to the temperature ranges, since they are proportional to (1/V<sub>REF</sub>).

### 5.7.2 INTERNAL VOLTAGE REFERENCE BUFFER

When VREF\_SEL = 1, the voltage reference buffer is enabled. It is only powered on when the ADC state is in Reset or in Conversion mode and is powered off in Shutdown mode.

The buffer is designed to be able to drive the ADC reference input that is sampling the reference voltage.

The REFIN- pin is not buffered and is connected directly to the ADC inverting voltage reference input  $(V_{REF}^{-})$ .

The offset induced by the buffer may slightly vary between the two possible gain selections, as well as its temperature dependency and bandwidth; therefore, it has to be characterized separately. The buffer injects a certain quantity of 1/f noise into the system that can be modulated with the incoming input signals and can limit the SNR performance at higher OSR values (OSR > 256).

To overcome this limitation, the buffer includes an auto-zeroing algorithm that greatly reduces (cancels out) the 1/f noise and cancels the offset value of the reference buffer. As a result, the SNR of the system is not affected by this 1/f noise component of the reference buffer, even at maximum OSR values. This auto-zeroing algorithm is performed synchronously with the DMCLK and can be enabled or disabled with the AZ\_VREF bit setting in the CONFIG2 register.

When AZ\_VREF = 1 (default), the auto-zeroing is enabled, which cancels out the 1/f noise and improves the SNR, while not impacting the THD performance. This mode is recommended for higher OSR values (OSR > 256).

When AZ\_VREF = 0, the reference auto-zeroing algorithm is disabled. This setting should be reserved for lower OSR values, where higher ADC speed is more important than accuracy.

If the application is susceptible to high-frequency noise, using AZ\_VREF = 0 or a proper low-pass filter at the  $V_{REF}$  output pin (to filter out the chopper frequency components from the buffered output) is recommended.

#### 5.8 Power-on Reset

The analog and digital power supplies are monitored separately by two Power-on Reset (POR) monitoring circuits at all times, except during Full Shutdown mode (see Section 5.10, Low-Power Shutdown Modes).

Each POR circuit has two separate thresholds, one for the rising voltage supply and one for the falling voltage supply. They both include hysteresis (the rising threshold is superior), so that the device is tolerant to a certain degree of transient noise on each power supply.

If any of the two power supply voltages is below its respective threshold, the POR state is forced internally. In this state, the SPI interface is disabled, no command can be executed by the chip. All registers are cleared and set to their default values.

At power-up, when both power supply voltages are above the rising thresholds, the device powers up, and the SPI interface is enabled and can handle communications. Since both thresholds need to be crossed for the power-up, the power-up sequence is not important and any power supply voltage can ramp up first. The detection time for the monitoring circuits (tpoR) is about 1 µs for relatively fast power-up ramp rates. The normal

operation stops when any of the falling thresholds of the two POR monitoring circuits is crossed. Figure 5-10 illustrates the power-up and power-down sequences.

If the  $\overline{CS}$  pin is kept logic low during a POR state, a logic high pulse is necessary to start the first communication sequence after power-up. The  $\overline{CS}$  rising edge will reset the SPI interface properly.

The DV<sub>DD</sub> and AV<sub>DD</sub> monitoring thresholds are different since their respective voltage ranges are different. The AV<sub>DD</sub> rising threshold is approximately 1.75V  $\pm 10\%$  and the DV<sub>DD</sub> is 1.2V  $\pm 10\%$ . The hysteresis is approximately 150 mV (typical).

Proper decoupling ceramic capacitors (0.1  $\mu$ F and 10  $\mu$ F ceramic) should be placed as close as possible to the power supply pins (AV<sub>DD</sub>, DV<sub>DD</sub>) to provide additional transient immunity.

During Full Shutdown mode, the power supply voltages are not monitored to be able to reach ultra-low power consumption. The device cannot generate a POR event interrupt in this mode, except for cases of extremely low-power supply voltages. See Section 5.10.1 "Full Shutdown Mode".

In order to ensure a proper power-up sequence, the ramp rate of  $DV_{DD}$  must not exceed 3 V/ $\mu$ s when coming out of the POR state.




FIGURE 5-10: Power-on Reset Timing Diagram.

### 5.9 ADC Operating Modes

The ADC can be placed into three different operating modes: ADC Shutdown, Standby and Conversion. The ADC operating mode is controlled by the user through the ADC\_MODE[1:0] bits in the CONFIGO register. The user can directly launch conversions or place the ADC into ADC Shutdown or Standby mode by writing these bits. Additional Fast commands are available for each of the three possible states of these bits to allow faster programming in case of time-sensitive applications (see Section 6.2.4 "Command-Type Bits (CMD[1:0])"). Table 5-10 describes the available ADC\_MODE[1:0] bits setting.

The ADC\_MODE[1:0] bits do not give an instantaneous representation of the ADC state. Writing the ADC MODE[1:0] bits sets the desired state of the ADC, but this state is only attained after a start-up time depending on the current state of the ADC (see Section 5.11 "ADC Start-up Timer" for details about the start-up timer). Typically, the device starts in ADC Shutdown mode after a POR (ADC\_MODE[1:0] = 00 by default). To launch conversions in the desired configuration, the user should program the part in the desired configuration and then set the ADC\_MODE[1:0] bits to '11'. In this case, the first conversion will start after  $T_{ADC SETUP} = 256 DMCLK$ periods. This time is necessary for the part to adjust to the new programmed settings and settle in to its operating point to accurately convert the input signals.

Internally, the device tracks the current state of the ADC, as well as the start-up timer counter, to be able to optimize the start-up time depending on the desired transitions and internal configurations required, and set by the user.

In MUX mode, overwriting the ADC\_MODE[1:0] bits to '11' when the ADC is already in conversion resets and restarts the current conversion immediately.

In Scan mode (see Section 5.15 "Scan Mode"), writing the ADC\_MODE[1:0] bits to '11' starts the conversion Scan cycle. During the complete cycle, even when the Scan timer is enabled, reading the ADC\_MODE[1:0] bits gives a '11' code output, meaning that the Scan cycle is ongoing. Rewriting ADC\_MODE[1:0] = 11 during Scan mode will immediately reset and restart the entire Scan sequence from the beginning of the sequence. The restart of the Scan sequence may induce a  $T_{ADC\_SETUP}$  additional delay if the ADC is in ADC Shutdown mode when the ADC\_MODE bits are overwritten (this can happen if the ADC\_MODE bits are overwritten during the timer delay period, where the ADC is placed into ADC Shutdown mode in between two Scan cycles).

The ADCDATA register is always updated with the last conversion results. The ADCDATA register cannot provide incomplete conversion results. The A/D conversion must be completed to be able to provide a result in the ADCDATA register. Each end of conversion generates a data ready interrupt on both IRQ mechanisms (see Section 6.8.1 "Conversion Data Ready (DR) Interrupt"). The ADCDATA register is never cleared when the device transitions from one mode to another. The only way to clear the ADCDATA register is a POR event or a Full Reset Fast command (see Section 6.2.5, Fast Commands Description).

Note: Since there is no IRQ pin, the IRQ mechanisms are the STATUS byte and IRQ register bits.

TABLE 5-10: ADC OPERATING MODES DESCRIPTION

ADC_MODE[1:0]	ADC Mode	Description
11	Conversion	The ADC is placed into Conversion mode and consumes the specified current. A/D conversions can be reset and restarted immediately once this mode is effectively reached. This mode may be reached after a maximum of T <sub>ADC_SETUP</sub> time, depending of the current state of the ADC.
10	Standby	Conversions are stopped. ADC is placed into Reset but consumes almost as much current as in Conversion mode. A/D conversions can start immediately once this mode is effectively reached. This mode may be reached after a maximum of T <sub>ADC_SETUP</sub> time, depending of the current state of the ADC.
0x	ADC Shutdown	Conversions are stopped. ADC is placed into ADC Shutdown mode and does not consume any current. A/D conversions can only start after T <sub>ADC_SETUP</sub> start-up time. This mode is effective immediately after being programmed.

#### 5.10 Low-Power Shutdown Modes

The device incorporates two low-power modes that can be activated in order to limit power consumption of the device when ADC is not used. These two modes are called Partial Shutdown and Full Shutdown modes.

#### 5.10.1 FULL SHUTDOWN MODE

The Full Shutdown mode can only be enabled by sending a Fast Command Full Shutdown (Fast Command code: '1101'). Note that the execution of this Fast command forces the CONFIGO to be set to 0x00 (no active block is enabled).

Full Shutdown mode is the lowest power mode of the device. None of the circuits consuming static power are active in this mode.

As stated in Section 5.8 "Power-on Reset", the AV<sub>DD</sub>/DV<sub>DD</sub> POR monitoring circuits are not active while in Full Shutdown mode.

Note:

If the digital power supply resides for a long time period below the POR threshold and to a sufficiently low voltage (typically below 0.6V), some bits previously set to '1' can toggle to '0' and not be set properly. In order to ensure a safe operation after the Full Shutdown mode, follow the sequence of commands:

- Write LOCK register to 0xA5
- Write IRQ register to 0x07
- Send a Fast CMD Full Reset ('1110')
- Reconfigure the chip as desired

This sequence ensures a recovery with the desired settings in any loss-of-power scenario. The part can still be accessed through the SPI interface during this mode and will accept incoming SPI commands. The ADCDATA register is not cleared during Full Shutdown mode and still holds previous conversion results. The other register settings are not modified or reset due to entering Full Shutdown mode.

The Full Shutdown mode stops all internal timers and resets them. Sending a Fast CMD to change the operating mode exits the Full Shutdown mode.

The user should place all digital inputs to a static value (logic low or high) in order to optimize power consumption during Full Shutdown mode. The current consumption specifications during Full Shutdown mode are intended without any digital pin toggling during the measurement. In this case, only leakage current is consumed throughout the device and this current varies exponentially with respect to absolute temperature.

#### 5.10.2 PARTIAL SHUTDOWN MODE

Partial Shutdown mode is achieved when CONFIG0 is set to '0000000x'. In this mode, most of the internal circuits are shut down, with the exception of the POR monitoring and internal biasing circuits. During the Partial Shutdown mode, the power supply is continuously monitored, whereas in Full Shutdown mode, the POR monitoring circuits are powered down. The power consumption is also much higher in Partial Shutdown mode due to the POR monitoring circuits being active. Partial Shutdown mode allows the device to be restarted and put back in Conversion mode faster than Full Shutdown mode. Table 5-11 describes the differences between Partial and Full Shutdown modes. If the current consumption of Partial Shutdown mode is acceptable for the application, it is recommended that it is used as an alternative to Full Shutdown mode, where the POR monitoring circuits are shut down and no longer monitoring the AV<sub>DD</sub> and DV<sub>DD</sub> power supplies.

TABLE 5-11: LOW-POWER MODES<sup>(1)</sup>

Device Low-Power Mode	CONFIG0[7]	VREF_SEL	CLK_SEL[1:0]	CS_SEL[1:0]	ADC_MODE[1:0]	Description
Partial Shutdown	0	0	00	00	0x	All peripherals, except the POR monitoring circuits and clock biasing circuits, are shut down and consume no static current. The SPI interface remains active in this mode and consumes no current while the bus is Idle.
Full Shutdown	0	0	00	00	00	All analog and digital circuits are shut down and consume no static current. The SPI interface remains active in this mode and consumes no current while the bus is Idle.

Note 1: x = Don't Care

### 5.11 ADC Start-up Timer

The device includes an intelligent start-up timer circuit for the ADC, which ensures that the ADC is properly biased and that internal nodes are properly settled before each conversion. This timer ensures the proper conditions for the ADC to convert with its full accuracy for each conversion

The ADC can operate in three different modes: ADC Shutdown, Standby and Conversion, as described in Section 5.9 "ADC Operating Modes". The ADC start-up timer manages the time for the transitions between each mode. These transitions can be instantaneous or can take a maximum of 256 DMCLK periods, depending on the type of transition and the current status of the ADC and of the internal start-up timer.

The timer will always try to reduce the transition time from one state to another, but will also allow enough time for the internal circuitry to settle to the proper internal operating points.

The transitions from Standby or Conversion mode to ADC Shutdown mode are always immediate. They reset the internal start-up timer to 256 DMCLK periods ( $T_{ADC}$  SETUP).

The transitions from ADC Shutdown to Standby or Conversion mode start the internal start-up timer that decrements from 256 to 0. The timer only decrements after a small delay of two MCLK periods in case of a transition caused by an SPI command. This small delay is necessary to overcome any possible synchronization issue between the two asynchronous clocks: MCLK and SCK. The timer will immediately decrement (without the synchronization delay) if the transitions are generated by the internal state machine (for example, when the transitions are generated by the Scan sequence). Once the timer reaches 0 (when the user has clocked 256 DMCLK periods), the device reaches its internal proper operating points and will either stay in Standby mode (if ADC\_MODE[1:0] = 10) or start the Conversion mode (if ADC\_MODE[1:0] = 11).

The transition from Standby to Conversion mode and vice versa is immediate once the timer has reached 0 (if  $ADC\_MODE[1:0] = 11$ ). If the transition from Standby to

Conversion mode occurs, and if the timer has not yet reached 0, the timer will continue to decrement to 0 before effectively starting the conversion. The timer cannot decrement faster than 256 DMCLK periods when the ADC transitions from ADC Shutdown mode to Conversion mode (from ADC Shutdown mode, the ADC is allowed 256 DMCLK periods to power-up and settle to its desired operating point before starting conversions). The start-up time has been sized at 256 DMCLK clock periods for the part to be able to settle in all conditions and with all possible clock frequencies as specified.

Table 5-12 summarizes the behavior of the internal start-up timer as a function of the ADC\_MODE[1:0] bits setting.

Rewriting the ADC\_MODE[1:0] bits without changing the bit settings does not modify the internal timer and cannot shorten the start-up delay necessary to start accurate conversions. A synchronization delay of two MCLK periods occurs after each rewrite if ADC MODE[1:0] =  $1 \times$ .

In Scan mode, when CONV\_MODE[1:0] = 11 (Continuous mode), the ADC may be placed in ADC Shutdown mode and restarted in between each Scan cycle depending on the TIMER[23:0] bits setting (see Section 5.15.5 "Delay Between Scan Cycles (TIMER[23:0])"). If the TIMER register is programmed with a decimal code greater than  $T_{ADC\_SETUP} = 256$ , the internal timer will automatically place the part in ADC Shutdown mode at the end of the cycle and will start to transition to the next cycle 256 DMCLK periods before the end of the timer delay.

This lowers the power consumed during the timer delay as much as possible. If the value of the timer delay is less than 256 DMCLK periods, the part will not enter ADC Shutdown mode and will stay in Standby during the timer delay (in this case, the power consumed is equivalent to the Conversion mode power consumption).

Figure 5-11 shows different cases of transitions between modes and shows the internal state of the start-up timer for each step.

TABLE 5-12: ADC START-UP TIMER BEHAVIOR AS A FUNCTION OF ADC MODE[1:0] SETTINGS

ADC_MODE[1:0]	ADC State	ADC Start-up Timer Behavior	
11	Conversion	The ADC start-up timer decrements to 0. The conversion starts when it reaches 0.	
10	Standby	The ADC start-up timer decrements to 0. The ADC is ready to convert when it reaches 0.	
0x	ADC Shutdown	ADC start-up timer is reset to T <sub>ADC_SETUP</sub> = 256.	




FIGURE 5-11: ADC Start-up Timer Timing Diagram.

# 5.12 Master Clock Selection/Internal Oscillator

The device includes three possible clock modes for the master clock generation. The Master Clock (MCLK) is used by the ADC to perform conversions and is also used by the digital portion to generate the different digital timers. The clock mode selection is made through the CLK\_SEL[1:0] bits located in the CONFIG0 register. The possible selections are described in Table 5-13.

The master clock is not propagated in the chip when the chip enters the Full Shutdown mode (see Section 5.10 "Low-Power Shutdown Modes"). MCP3565R is a low pin count device, targeted to applications requiring a smaller PCB footprint, so there is no dedicated pin for the MCLK input/output on this device. The SCK pin is used for this function, on top of being used as the clock input for the digital interface. SCK is always the clock input for the digital interface at all times. Any change to the CLK\_SEL bits is following a specific sequence described in Section 6.9 "Master Clock Input/Output Modes". Each reset and restart resets all internal phases to their default values and can lead to a possible temporary duty cycle change at the clock output pin.

**TABLE 5-13: CLOCK SELECTION BITS** 

CLK_SEL[1:0]	Clock Mode	SCK Pin
00 <b>or</b> 01	External clock	MCLK digital input
10	Internal RC Oscillator, no clock output	High-Z MCLK and SCK are asynchronous
11	Internal RC Oscillator with clock output	AMCLK is present as an output on the SCK pin

# 5.12.1 EXTERNAL MASTER CLOCK MODE (CLK\_SEL[1:0] = 0x)

The External Clock mode is used to input the MCLK clock necessary for the ADC conversions and can accept duty cycles with a large range, since the clock is redivided internally to generate the different internal phases.

The external clock can be provided on the SCK pin. Therefore, the SCK pin in this mode has a dual functionality, as it is also the clock input pin for the digital interface. In this mode, SCK = MCLK at all times and the digital interface is synchronous with the master clock. When running conversions, SCK has to be continuously clocking at a constant frequency as it is defined for the MCLK input to ensure proper ADC accuracy. In this case, communications using the SPI interface should be synchronized on this free-running clock and can be framed with a proper usage of  $\overline{\text{CS}}$  pin.

#### 5.12.2 INTERNAL OSCILLATOR

The device includes an internal RC-type oscillator powered by the digital power supply (DV $_{DD}/D_{GND}$ ). The frequency of this internal oscillator ranges from 3.3 MHz to 6.6 MHz. The oscillator is not trimmed in production; therefore, the precision of the center frequency is approximately  $\pm 30\%$  from chip to chip. The duty cycle of the internal oscillator is centered around 50% and varies very slightly from chip to chip. The internal oscillator has no reset feature and keeps running once selected.

# 5.12.3 INTERNAL MASTER CLOCK MODES (CLK SEL[1:0] = 1x)

When CLK\_SEL[1] = 1, the internal oscillator is selected and the master clock is generated internally. The master clock generation is independent of the ADC as the clock can still be generated, even if the ADC is in ADC Shutdown mode. The internal oscillator is only disabled when CLK\_SEL[1:0] = 0x. The clock can be distributed to the SCK pin depending on the CLK\_SEL[0] bit. When the clock output is selected (CLK\_SEL[0] = 1), the AMCLK clock derived from the MCLK (AMCLK = MCLK/PRESCALE) is available on the SCK pin. The AMCLK output can serve as the clock pin to synchronize other MCP3565R devices that are configured with CLK\_SEL[1:0] = 00 or 01.

The AMCLK output is available on the SCK pin as soon as the Write command (CLK\_SEL[1:0] = 11) is finished. Section 6.9 "Master Clock Input/Output Modes" describes in detail the transitions from one clock mode to another.

# 5.13 Digital System Offset and Gain Calibrations

The MCP3565R device includes a digital calibration feature for offset and gain errors. The calibration scheme for offset error consists of the addition of a fixed offset value to the ADC output code (ADCDATA at address: 0x0). The offset value added (OFFSETCAL) is determined in the OFFSETCAL register (address: 0x9). The calibration scheme for gain error consists of the multiplication of a fixed gain value to the ADCDATA code. The gain value (GAINCAL) multiplied is determined in the GAINCAL register (address: 0xA).

The digital offset and gain calibration schemes are enabled or disabled via the EN\_OFFCAL and EN\_GAINCAL control bits of the CONFIG3 register. When both calibration control bits are enabled (EN\_OFFCAL = EN\_GAINCAL = 1), the ADCDATA register is modified with the digital offset and gain calibration schemes, as described in Equation 5-6. When a calibration enable bit is off, its corresponding register becomes a Don't Care register and the corresponding calibration is not performed.

**EQUATION 5-6:** 

ADCDATA OUTPUT AFTER DIGITAL GAIN AND OFFSET ERROR CALIBRATION

ADCDATA (post-calibration) =
[ADCDATA (pre-calibration) + OFFSETCAL] x GAINCAL

The calculations are performed internally with proper management of overloading, so that the overload detection is done on the output result only and not on the intermediate results. A sufficient number of additional overload bits is maintained and propagated internally to overcome all possible overload and/or overload recovery situations.

For example, if ADCDATA (pre-calibration) + OFFSETCAL is out of bounds, but (ADCDATA (pre-calibration) + OFFSETCAL) x GAINCAL is still in the right range (possible with 0 < GAINCAL < 1), the result is not saturated.

# 5.13.1 DIGITAL OFFSET ERROR CALIBRATION

The Offset Calibration register (OFFSETCAL, address: 0x9) is a signed MSb first, two's complement coding, 24-bit register that holds the digital offset calibration value, OFFSETCAL. The OFFSETCAL equivalent input voltage value is calculated with Equation 5-7.

EQUATION 5-7: OFFSETCAL
CALIBRATION VALUE
(FQUIVALENT INPUT

(EQUIVALENT INPUT VOLTAGE)

 $OFFSETCAL(V) = V_{REF} x (OFFSETCAL[23:0]$  signed decimal code)/(8388608 x GAIN)

For the MCP3565R device, the offset calibration is done by adding the OFFSETCAL[23:0] calibration value to the ADCDATA code bit-by-bit.

The offset calibration value range in equivalent voltage is  $[-V_{REF}/GAIN; (+V_{REF} - 1 LSb)/GAIN]$ , which can cancel any possible offset in the ADC but also in the system. The offset calibration is realized with a simple 24-bit signed adder and is instantaneous (no pipeline delay). Enabling the offset calibration will affect the next conversion result; the conversion result already held in the ADCDATA register (0x0) is not modified when the EN OFFCAL is set to '1', but the next one will take the offset calibration into account. Changing the OFFSETCAL register to a new value will not affect the current ADCDATA value, but the next one (after a data ready interrupt) will take the new OFFSETCAL value into account. Figure 5-12 presents the different cases and their impact on the ADCDATA register and the Data Ready Event.




FIGURE 5-12: ADC Output and Data Ready Event Behavior with Digital Offset Calibration Enabled.

# 5.13.2 DIGITAL GAIN ERROR CALIBRATION

The Gain Error Calibration register (GAINCAL, address: 0xA) is an unsigned 24-bit register that holds the digital gain error calibration value, GAINCAL. Equation 5-8 calculates the GAINCAL multiplier.

# EQUATION 5-8: GAINCAL CALIBRATION VALUE (MULTIPLIER VALUE)

GAINCAL (V/V) = (GAINCAL[23:0] unsigned decimal code)/8388608

For the MCP3565R device, the gain error calibration is done by multiplying the GAINCAL value to the ADC output code.

The gain error calibration value range in equivalent voltage is [0; 2-2<sup>-23</sup>], which can cancel any possible gain error in the ADC and in the system. The gain error calibration is made with a simple 24-bit

add-and-shift circuit clocked on DMCLK, and induces a pipeline delay of  $T_{GCAL}=23$  DMCLK periods. This pipeline delay acts as a delay on the data ready interrupt position that is shifted by  $T_{GCAL}=23$  DMCLK periods.

During this delay, the converter can process the next conversion, the delay does not shift the next conversion and does not change the Conversion Time, T<sub>CONV</sub>. Enabling the gain error calibration will affect the next conversion result; the conversion result already held in the ADCDATA register (0x0) is not modified when the EN\_GAINCAL is set to '1', but the next one will take the offset calibration into account. Changing the GAINCAL register to a new value will not affect the current ADCDATA value, but the next one (after a data ready interrupt) will take the new GAINCAL value into account. Figure 5-13 shows the different cases and their associated effects on the ADCDATA register and the Data Ready Event.




FIGURE 5-13: ADC Output and Data Ready Event Behavior with Digital Gain Error Calibration Enabled.

#### 5.14 Conversion Modes

The ADC includes several conversion modes that can be selected through the CONV\_MODE[1:0] bits located in the CONFIG3 register. The ADC behavior, with respect to these bits, depends on whether the ADC is in MUX or Scan mode. Table 5-14 summarizes the possible configurations.

TABLE 5-14: ADC CONVERSION MODES IN MUX OR SCAN MODES

CONV_MODE[1:0]	ADC Behavior (MUX Mode)	ADC Behavior (Scan Mode)	ADC_MODE[1:0] Bits Setting
0×	Performs a one-shot conversion and automatically returns to ADC Shutdown mode.	Performs one complete Scan cycle and automatically returns to ADC Shutdown mode.	Returns to '0 x' after one conversion (MUX mode) or one Scan cycle (Scan mode).
10	Performs a one-shot conversion and automatically returns to Standby mode.	Performs one complete Scan cycle and automatically returns to Standby mode.	Returns to '10' after one conversion (MUX mode) or one Scan cycle (Scan mode).
11	Performs continuous conversions.	Performs continuous Scan cycles with TIMER[23:0] bits delay between each cycle.	Stays at '11'.

### 5.14.1 CONVERSION MODES IN MUX MODE

In MUX mode, the user can choose between one-shot and continuous conversions.

A one-shot conversion is a single conversion and takes a certain Conversion Time,  $T_{CONV}$  (or  $2 \times T_{CONV}$  when AZ\_MUX = 1; see **Section 5.1.3** "ADC Offset Cancellation Algorithm"). Once this conversion is performed, the part automatically returns to a Standby or ADC Shutdown state, depending on the CONV\_MODE[1:0] bits setting. The Conversion mode determined by the CONV\_MODE[1:0] bits setting will also affect the state of the ADC\_MODE[1:0] bits, as described in Table 5-14.

The conversion can be preceded by a start-up time that depends on the ADC state (see **Section 5.11 "ADC Start-up Timer"**).

One-Shot mode is recommended for low-power, low bandwidth applications, requiring a once in a while A/D conversion.

In Continuous Conversion mode, the ADC is never placed in Standby or ADC Shutdown mode and converts continuously without any internal reset. In this mode, the output data rate of the ADC is defined by DRCLK (see Figure 5-5). The digital decimation filter induces a pipeline or group delay of T<sub>CONV</sub> for the first data ready and is structured to give a continuous stream of data at the DRCLK rate after this first data (the internal registers of the filter are never reset in this mode, thus the decimation filter acts as a moving average). Each data ready interrupt corresponds to a valid and complete conversion that was processed through the digital filter (the digital filter has no latency in this respect). This mode allows a faster data rate than the One-Shot mode, and is therefore, recommended for higher bandwidth applications. The pipeline delay should be carefully determined and adapted to the user needs, especially in closed-loop, low-latency applications. This mode is recommended for applications requiring continuous sampling/averaging of the input signals. If AZ MUX = 1, the Continuous Conversion mode is replaced by a series of subsequent One-Shot mode conversions, with a reset in between each conversion. This makes the group delay equal to  $2 \times T_{CONV}$  and the data rate equal to  $1/(2 \times T_{CONV})$ .

Figure 5-14 and Figure 5-15 detail One-Shot and Continuous Conversion modes for MUX mode.




FIGURE 5-14: MUX One-Shot Conversion Mode Timing Diagram.




FIGURE 5-15: MUX Continuous Conversion Mode Timing Diagram.

# 5.14.2 CONVERSION MODES IN SCAN MODE

In Scan mode, the device takes one conversion per channel and multiplexes the input to the next channel in the Scan sequence. Therefore, all conversions are One-Shot mode conversions, no matter how the CONV\_MODE[1:0] bits are set. Each conversion takes the same time,  $T_{CONV}$  (or  $2\times T_{CONV}$  when AZ\_MUX = 1; see Section 5.1.3 "ADC Offset Cancellation Algorithm"), to be performed. If CONV\_MODE[1:0] = 00, 01 or 10, the Scan cycle is executed once and then the ADC is placed into Standby or ADC Shutdown mode.

If CONV\_MODE[1:0] = 11, the ADC runs in a Scan Cycle mode with a TIMER[23:0] delay between cycles.

Writing the CONV\_MODE[1:0] bits with the SPI interface within a conversion does not create an internal reset. It is recommended not to wait for the end of a conversion to change the CONV\_MODE[1:0] bits to the desired value, but to change to the desired value just after the data are ready to avoid possible glitches. Figure 5-16 and Figure 5-17, respectively, detail the ADC timing behavior in One-Shot and Continuous Conversion modes when configured for Scan mode, with N channels chosen among 16 Scan possibilities.




FIGURE 5-16: SCAN One-Shot Conversion Mode Timing Diagram.




FIGURE 5-17: SCAN Continuous Conversion Mode Timing Diagram.

#### 5.15 Scan Mode

#### 5.15.1 SCAN MODE PRINCIPLE

In Scan mode, the device sequentially and automatically converts a list of predefined differential inputs (also referred to as input channels) in a defined order. After this series of conversions, the ADC can be placed in Standby or ADC Shutdown mode, or it can wait a certain time in order to perform the same sequence of conversions periodically.

This mode is useful for applications that require constant monitoring of defined channels or internal resources (like  ${\rm AV}_{\rm DD}$  or VCM) and allows a minimal and simplified communication.

When in Scan mode, the MUX register (address: 0x6) becomes a Don't Care register.

Scan mode includes a configurable delay between each Scan cycle, as well as a configurable delay between each conversion within a Scan cycle.

Each conversion within the Scan cycle leads to a data ready interrupt and to an update of the ADCDATA register as soon as the current conversion is finished. The device does not include additional memory to retain all Scan cycle A/D conversion results. Therefore, each result has to be read when it is available and before it is overwritten by the next conversion result.

# 5.15.2 SCAN MODE ENABLE AND SCAN CHANNEL SELECTION

The ADC is, by default, in MUX mode at power-up. The ADC enters Scan mode as soon as one of the SCAN[15:0] bits in the SCAN register is set to '1'. MUX mode and Scan mode cannot be enabled at the same time. When SCAN[15:0] = 0x0000, Scan mode is disabled and the part returns to MUX mode, where the input channel selection is defined by the MUX[7:0] bits.

The Scan cycle conversions are effectively started as soon as the ADC\_MODE[1:0] bits are programmed through the SPI interface to '11' (Direct Write or Fast command, ADC reset and restart). After the ADC\_MODE[1:0] bits are set to '11', they keep the same value until the Scan mode is completed or aborted.

Each SCAN[15:0] bit defines a possible input channel for the Scan cycle, which corresponds to a certain selection of the analog multiplexer input channel and possibly a certain predefined gain of the ADC. The Scan cycle will process and convert each channel that has been enabled (SCAN[n] = 1) with a defined order of priority, from MSb to LSb (SCAN[15] to SCAN[0]). The list of channels with their corresponding inputs is defined in Table 5-15.

When using DATA\_FORMAT[1:0] = 11, each channel conversion result in the Scan sequence can be identified with a Channel ID (CH\_ID[3:0]) code that will appear in the four MSbs of the ADCDATA register output value (Section 5.6 "ADC Output Data Format"). The Channel ID indicates the channel that sends the output data. Table 5-15 shows each possible Channel ID value and its associated channel.

TABLE 5-15: ADC CHANNEL SELECTION

SCAN[n] Bit	Channel Name	Channel ID	MUX[7:0] Corresponding Setting	Specific ADC Gain
15	OFFSET	1111	0x88	None
14	$V_{CM}$	1110	0xF8	1x
13	$AV_DD$	1101	0x98	0.33x
12	TEMP	1100	0xDE	1x
8	Differential Channel A (CH0-CH1)	1000	0x01	None
1	Single-Ended Channel CH1	0001	0x18	None
0	Single-Ended Channel CH0	0000	0x08	None

Note 1: SCAN[11:9] and SCAN[7:2] are not available for the MCP3565R, as it is a 2-channel device. These bits must remain set to '0'.

### 5.15.3 SCAN MODE INTERNAL RESOURCE CHANNELS

# 5.15.3.1 Analog Supply Voltage Reading (AV<sub>DD</sub>)

During the conversion that reads  $AV_{DD}$  in Scan mode, the multiplexer selection becomes 0x98 ( $AV_{DD} - A_{GND}$ ), which is equal to the analog power supply voltage. Since  $AV_{DD}$  is the highest voltage available in the chip, when reading  $AV_{DD}$  in Scan mode, the gain of the ADC is automatically set to 1/3x, which maximizes the input full-scale range regardless of the GAIN[2:0] bits setting. This temporary internal configuration does not change the register settings, it only impacts the gain of the device during this conversion.

With this fixed 1/3x gain, the ADC can measure the maximum specified analog supply voltage ( $AV_{DD} = 3.6V$ ) with a reference voltage as low as 1.2V.

### 5.15.3.2 Temperature Reading (TEMP)

During the conversion that reads TEMP in Scan mode, the multiplexer selection becomes 0xDE, which enables the two temperature diode sensors at each input of the ADC. During the temperature reading, the ADC gain is automatically set to 1x, regardless of the GAIN[2:0] bits setting. This temporary internal configuration does not change the register setting, it only impacts the gain of the device during this conversion.

### 5.15.3.3 Offset Reading (OFFSET)

During the conversion that reads OFFSET in Scan mode, the differential MUX output is shorted to  $A_{\mbox{\footnotesize{GND}}}$  (internally). The offset reading varies from part to part, and over  $\mbox{\footnotesize{AV}}_{\mbox{\footnotesize{DD}}}$  and temperature. The reading of this offset value can be used for the device offset calibration or tracking of the offset value in applications.

There is no automatic offset calibration in the device, so the user has to manually write the opposite (signed value) of the offset measured into the OFFSETCAL register to effectively cancel the offset on the subsequent outputs.

### 5.15.3.4 V<sub>CM</sub> Reading (V<sub>CM</sub>)

During the conversion that reads  $V_{CM}$ , the device monitors the internal Common-mode voltage of the device in order to ensure proper operation.

The  $V_{CM}$  voltage of the device should be located at  $1.2V \pm 2\%$  to ensure proper accuracy. With this setting, the internal multiplexer setting becomes 0xF8 ( $V_{CM} - A_{GND}$ ). In order to properly measure  $V_{CM}$ , the reference voltage must be larger than 1.2V.

During the  $V_{CM}$  reading, the gain of the ADC is set to 1x, regardless of the GAIN[2:0] bits setting. This temporary internal configuration does not change the register setting, it impacts the gain of the device during this conversion.

The  $V_{CM}$  reading is susceptible to the gain and offset errors of the ADC, which should be calibrated to obtain a precise internal Common-mode measurement.

# 5.15.4 DELAY BETWEEN CONVERSIONS WITHIN A SCAN CYCLE (DLY[2:0])

While the ADC and multiplexer are optimized to switch from one channel to another instantaneously, it may not be the case of an application that requires additional settling time to overcome the transition. The device can insert an additional delay between each conversion of the Scan cycle.

The delay value is controlled by the DLY[2:0] bits located in the SCAN register (SCAN[23:20]). See Table 5-16.

TABLE 5-16: DELAY BETWEEN
CONVERSIONS WITHIN A
SCAN CYCLE

DLY[2:0]	Delay Value (DMCLK Periods)
111	512
110	256
101	128
100	64
011	32
010	16
001	8
000	0

The delay is only added in between two conversions of the same Scan cycle. There is no delay added at the end or the beginning of each Scan cycle due to the DLY[2:0] bits setting.

During this delay, the ADC is internally kept in Standby mode (ADC\_MODE[1:0] = 10 internally, but the ADC\_MODE[1:0] bits are always read as '11' through the SPI interface).

The analog multiplexer switches to the next selected input at the end of each conversion (i.e., at the beginning of the added delay, so that the application has additional time to settle properly).

# 5.15.5 DELAY BETWEEN SCAN CYCLES (TIMER[23:0])

During Continuous mode, Scan cycles are processed continuously, one after another, separated by a time delay (T<sub>TIMER\_SCAN</sub>), which is defined by the TIMER register (address: 0x8) value. During this delay, the ADC is automatically placed into a power-saving mode (Standby or ADC Shutdown). The T<sub>TIMER\_SCAN</sub> delay offers better power efficiency for applications which run a Scan sequence periodically. Since the delay can be very long, it allows synchronous applications with very slow update rates without having to use an external timer. The TIMER register defines the time, T<sub>TIMER\_SCAN</sub>, between cycles with a 24-bit unsigned value going from 0 to 16777215 DMCLK periods. Table 5-17 details the TIMER values with respect to the TIMER[23:0] code.

TABLE 5-17: TIMER DELAY VALUE BETWEEN SCAN CYCLES

TIMER[23:0]	T <sub>TIMER_SCAN</sub> Delay Value (DMCLK Periods)
111111111111111111111111111111111111111	16777215
1111111111111111111111111	16777214
100000000000000000000000000000000000000	8388608
000000000000000000000000000000000000000	1
000000000000000000000000000000000000000	0

The internal TIMER counter will decrement from the  $T_{\mbox{\scriptsize TIMER\_SCAN}}$  value to 0 and launch the new Scan cycle.

If the  $T_{\text{TIMER}}$  SCAN value is greater than  $T_{\text{ADC}}$  SETUP (256 DMCLK periods), the device will enter ADC Shutdown mode (ADC\_MODE is set to '00' internally) at each end of a Scan cycle. When the internal TIMER counter reaches 256, the device will start the ADC during a  $T_{\text{ADC}}$  SETUP time to be ready to convert when the internal counter reaches 0.

If the T<sub>TIMER\_SCAN</sub> value is less than T<sub>ADC\_SETUP</sub>, the part will be placed in Standby mode between Scan cycles (ADC\_MODE is set to '10' internally).

ADC\_MODE[1:0] bits in the CONFIG0 register can only be read as '11' by the SPI interface during the entire Scan cycle and between Scan cycles.

# 5.16 A/D Conversion Automatic Reset and Restart Feature

When the A/D conversions are running, the user can change the device configuration through the SPI interface by writing any register. Some register settings directly impact the conversion results and lead to invalid ADC data if they are changed within a conversion. The device incorporates an automatic reset and restart feature for the A/D conversions to avoid these

invalid data. Some register writes with the SPI interface during a conversion will automatically reset and restart the A/D conversion with the new settings.

The automatic reset and restart feature behavior depends on the register bits that are written by the SPI interface.

# 5.16.1 REGISTER BIT MODIFICATIONS NOT CAUSING RESET/RESTART

The first group of bits will not generate any reset and restart. This group is composed of all the unused bits, all the read-only bits and some digital settings, such as CONV\_MODE[1:0], DATA\_FORMAT[1:0], CRC\_FORMAT, EN\_CRCCOM, EN\_FASTCMD and LOCK[7:0] bits.

# 5.16.2 REGISTER BIT MODIFICATIONS CAUSING IMMEDIATE RESET/RESTART

The second group of bits generates a reset and a restart. The reset is immediate, the restart is only valid after a period of two MCLK periods (necessary to handle the reset and ensures that the restart is synchronous with the master clock). This group is composed of settings that do not induce an analog operating point change. This group includes: ADC\_MODE[1:0], PRE[1:0], OSR[3:0], GAIN[2:0], AZ\_MUX, EN\_OFFCAL, EN\_GAINCAL, MUX[7:0] and DLY[2:0] bits. The EN\_OFFCAL and EN\_GAINCAL bits generate the reset and restart only if they are changed to a new value. An overwrite of the same value has no effect. In Scan mode, the reset and restart feature will just restart the current conversion for this group of bits; the Scan cycle is not modified and not restarted. The MUX[7:0] bits can be changed within Scan mode without generating a reset and a restart, since this register is a Don't Care during Scan mode. The DLY[2:0] bits can be changed during the MUX mode without generating a reset and restart since these bits are Don't Care during the MUX mode. The OFFSETCAL[23:0] and GAINCAL[23:0] bits only generate a reset and a restart when written if their corresponding enable bit (EN\_OFFCAL, EN\_GAINCAL) is enabled.

The ADC\_MODE[1:0] bits generate an immediate reset and restart, but only if they are overwritten with '11' (in any other case, the conversions are stopped). Depending on the part being in MUX or Scan mode, the reset and restart feature will reset the conversion or the complete Scan cycle.

# 5.16.3 REGISTER BIT MODIFICATIONS CAUSING DELAYED RESET/RESTART

A third group of bits will generate a reset and a restart that induce a new start-up delay ( $T_{ADC\ SETUP}$ ), so that the internal analog operating points can be settled with the new settings before the new conversion is started. The reset is immediate; the start-up timer is only restarted after a period of two MCLK periods (necessary to handle the reset and to ensure that the restart is synchronous with the master clock). Overall, the delay from the reset to the actual restart of the conversion with the new settings is then 2 MCLK +  $T_{ADC\_SETUP}$ . This group includes the CONFIG0 and the RESERVED registers at addresses, 0xB and 0xC. The CONFIG0 bits induce a start-up timer delay only if they are changed to a new value. If they are overwritten with the same value, they will generate an immediate reset and restart. In Scan mode, the reset and restart feature will just restart the current conversion for this group of bits; the Scan cycle is not modified and not restarted.

This third group of bits will induce a start-up timer delay, even when ADC\_MODE[1:0] = 10 or if the ADC is in Standby mode.

During the reset and restart sequence, the reset is immediate and resets the internal phases to the original state, which can lead to a discontinuity in the clock output frequency if the AMCLK clock output is enabled. The restart is synchronous with the AMCLK generation and is effective only after two MCLK periods.

Depending on the phase between the AMCLK and the SPI commands, the 2-MCLK delay can turn into a 4-MCLK delay to ensure the proper synchronization of the device. If very precise synchronization is required, it is recommended to not change the register configurations (i.e., not during conversions).

In MUX mode, the TIMER and SCAN registers do not generate a reset and restart when written, except if the SCAN register is modified to effectively enter in Scan mode. In this case, the MUX mode is superseded by the Scan mode immediately.

In Scan mode, a write access of the SCAN register, during or between conversions within the Scan cycle, will create a reset and restart of the whole Scan sequence. Within the same conditions, a write access on the TIMER register will not create a reset and restart of the entire Scan sequence. However, during the T<sub>TIMER\_SCAN</sub> delay between Scan cycles, a write on the SCAN register does not generate a reset and a restart of the entire sequence. Within the same conditions, a write on the TIMER register generates a reset and a restart of the entire sequence.

# 6.0 SPI SERIAL INTERFACE AND DEVICE OPERATION

#### 6.1 Overview

The MCP3565R device uses an SPI interface to read and write the internal registers. The device includes a four-wire (CS, SCK, SDI, SDO) serial SPI interface that is compatible with SPI Modes 0,0 and 1,1. Data are clocked out of the device on the falling edge of SCK and data are clocked into the device on the rising edge of SCK. In these modes, the SCK clock can Idle either high (1,1) or low (0,0). The digital interface is asynchronous with the ADC conversion clock (i.e., the MLCK clock controls the ADC sampling and digital filtering when the internal oscillator is selected as the conversion clock source). However, when an external clock is selected as the conversion clock source, SCK becomes MCLK; therefore, it makes the interface and conversion clock synchronous signals. All digital input pins are Schmitt Triggered to avoid system noise perturbations on the communications. The SPI interface is maintained in a Reset state during POR.

Each SPI communication starts with a  $\overline{CS}$  falling edge and stops with the  $\overline{CS}$  rising edge. Each SPI communication is independent. When  $\overline{CS}$  is logic high, SDO is in high-impedance, the transitions on SCK and SDI have no effect. Changing from SPI Mode 1,1 to an SPI Mode 0,0 and vice versa is possible, and must be done while the  $\overline{CS}$  pin is logic high. Any  $\overline{CS}$  rising edge clears the communication and resets the SPI digital interface. See Figure 1-1 for the SPI timing details.

The MCP3565R digital interface is capable of handling various Continuous Read and Write modes, which allows for ADC data streaming, or full register map writing, within only one communication (and with only one unique COMMAND byte). It also includes single byte Fast commands. The device does not include a Master Reset pin, but it includes an SPI Fast command to be able to fully reset the part at any time and place it back in a default configuration.

The device family also includes advanced security features to secure communication and alert users of unwanted Write commands that change the desired configuration. To secure the entire configuration, the device includes an 8-bit lock code (LOCK[7:0]), which blocks all Write commands to the full register map if the value of the lock code is not equal to a defined password (0xA5). The user can protect its configuration by changing the LOCK[7:0] value to 0x00 after full programming, so that any unwanted Write command will not result in a change in the configuration. Each SPI read communication can be secured through a selectable CRC-16 checksum provided on the SDO pin at the end of every communication sequence. This checksum computation is compatible with the DMA CRC hard-

ware of the PIC24 and PIC32 MCUs, as well as many other MCU references, resulting in no additional overhead for the added security.

Once the part is locked (write-protected), an additional checksum calculation also runs continuously in the background to ensure the integrity of the full register map. All writable registers of the register map are processed through a CRC-16 calculation engine and give a CRC-16 checksum that depends on the configuration. This checksum is readable from the CRC register and updated when MCLK is running. If there is a change in the checksum, a CRC interrupt generates a flag to warn the user that the configuration has been corrupted.

The MCP3565R device does not incorporate a dedicated  $\overline{\text{IRQ}}$  pin, but two IRQ mechanisms are available for users to synchronize with Data Ready Events, and retrieve POR and CRC errors that could happen during operations. MCP3565R does not incorporate a dedicated MCLK I/O pin, as the rest of the family of MCP356x devices, due to its low pin count. However, the SCK pin can be used as an input to retrieve MCLK from an external clock source, or as an output to gather AMCLK generated by the internal oscillator to synchronize with the MCU.

#### 6.2 SPI Communication Structure

The MCP3565R interface has a simple communication structure. Every communication starts with a  $\overline{CS}$  falling edge and stops with a  $\overline{CS}$  rising edge.

The communication is always started by the COMMAND byte (8 bits) clocking on the SDI input. The COMMAND byte defines the command that will be executed by the digital interface. It includes the device address, the register address bits and the command-type bits.

The COMMAND byte is typically followed by data bytes clocked on SDI if the command type is a write and on SDO if the command type is a read. The COMMAND byte can also define a Fast command, and in this case, it is not followed by any other byte. The following subsections detail the COMMAND byte structure and all possible commands.

During the COMMAND byte clocking on SDI, a STATUS byte is also propagated on the SDO output to enable easy polling of the device status. During this time, the interface is full-duplex, but the part can still be used by MCUs handling only half-duplex communications if the STATUS byte is ignored.

#### 6.2.1 COMMAND BYTE STRUCTURE

The COMMAND byte fully defines the command that will be executed by the part. This byte is divided into three parts: the device address bits (CMD[7:6]), the command address bits (CMD[5:2]) and the command-type bits (CMD[1:0]). See Table 6-1.

TABLE 6-1: COMMAND BYTE

CMD[7] 0	CMD[6]	CMD[5]	CMD[4]	CMD[3]	CMD[2]	CMD[1]	CMD[0]
Device Address		Register Address/Fast Command			Command Type		
Bits		Bits			Bits		

### 6.2.2 DEVICE ADDRESS BITS (CMD[7:6])

The SPI interface of the MCP3565R device is addressable, which means that multiple devices can communicate on the same SPI bus with only one Chip Select line for all devices. Each device communication starts by a  $\overline{\text{CS}}$  falling edge, followed by the clocking of the device address (CMD[7:6]). Each device contains an internal device address which the device can respond to.

This address is coded on two bits, so four possible addresses are available. The device address is hard-coded within the device and should be determined when ordering the device. The device address is part of the device markings to avoid potential confusion (see Section 9.1 "Package Marking Information<sup>(1)</sup>").

When the CMD[7:6] bits match the device address, the communication will proceed and the part will execute the commands defined in the control byte and its subsequent data bytes.

When the CMD[7:6] bits do not correspond to the address hard-coded in the device, the command is ignored. In this case, the SDO output will become

high-impedance, which prevents bus contention errors when multiple devices are connected on the same SPI bus (see Figure 6-2). The user has to exit from this communication through a  $\overline{CS}$  rising edge to be able to launch another command.

# 6.2.3 COMMAND ADDRESS BITS (CMD[5:2])

The COMMAND byte contains four address bits (CMD[5:2]) that can serve two purposes. In case of a register write or read access, they define at which register address the first read/write is performed. In case of a Fast command, they determine which Fast command is executed by the device.

In case of a Write command on a read-only register, the command is not executed and the communication should be aborted ( $\overline{CS}$  rising edge) to place another command. All registers can be read; there is no undefined address in the register map.

### 6.2.4 COMMAND-TYPE BITS (CMD[1:0])

The last two bits of the COMMAND register byte define the command type. These bits are an extension of the typical read/write bits present in most SPI communication protocols. The two bits define four possible command types: Incremental Write, Incremental Read, Static Read and Fast command. Changing the command type within the same communication (while  $\overline{\text{CS}}$  is logic low) is not possible. The communication has to be stopped ( $\overline{\text{CS}}$  rising edge) and restarted ( $\overline{\text{CS}}$  falling edge) to change its command type. The list of possible commands, their type and their possible command addresses are described in Table 6-2.

TABLE 6-2: COMMAND TYPES

CMD[5:2]	CMD[1:0]	Command Description	
0xxx	0.0	Don't Care	
100x	0.0	Don't Care	
1010	00	ADC Conversion Start/Restart Fast Command (overwrites ADC_MODE[1:0] = 11)	
1011	00	ADC Standby Mode Fast Command (overwrites ADC_MODE[1:0] = 10)	
1100	00	ADC Shutdown Mode Fast Command (overwrites ADC_MODE[1:0] = 00)	
1101	0.0	Full Shutdown Mode Fast Command (overwrites CONFIG0[7:0] = 0x00 and places the part in Full Shutdown mode)	
1110	0.0	Device Full Reset Fast Command (resets the entire register map to default value)	
1111	0.0	Don't Care	
ADDR	01	Static Read of Register Address, ADDR	
ADDR	10	Incremental Write Starting at Register Address, ADDR	
ADDR	11	Incremental Read Starting at Register Address, ADDR	

#### 6.2.5 FAST COMMANDS DESCRIPTION

There are five possible Fast commands available for the MCP3565R. For each command, only the COMMAND byte has to be provided on the SPI port and the command is executed right after the COMMAND byte has been clocked. The Fast command codes are detailed in Table 6-2. All undefined command address codes for Fast commands will be ignored and will have no effect. SDO will stay in high-impedance after the COMMAND byte for a Fast command until a  $\overline{\text{CS}}$  rising edge is provided. The Fast commands can be enabled or disabled by placing the EN\_FASTCMD bit in the IRQ register to '1' (default). Disabling Fast commands can increase the security of the device because it can avoid the execution of unwanted Fast commands, which can be useful in harsh environments.

The ADC Start/Restart command (command address: '1010') overwrites the ADC\_MODE[1:0] bits to '11', creating a conversion start (or a restart if the conversion was already running).

The ADC Standby mode command (command address: '1011') overwrites the ADC\_MODE[1:0] bits to '10' and places the ADC in Standby mode.

The ADC Shutdown mode command (command address: '1100') overwrites the ADC\_MODE[1:0] bits to '00' and places the ADC in ADC Shutdown mode.

The Full Shutdown mode command (command address: '1101') overwrites the CONFIG0 register to 0x00 and places the device in Full Shutdown mode (see **Section 5.10 "Low-Power Shutdown Modes"** for a full description of this mode).

The Full Reset command (command address: '1110') resets the device and places the entire register map into its default state condition, including the non-writable registers. The only difference with a POR event is that the POR\_STATUS bit in the IRQ register is set to '1' after a Full Reset and is reset to '0' after a POR event. The user can only clear the ADC Data Output register to its default value by using the Full Reset command.

# 6.2.6 DEVICE ADDRESS AND STATUS BYTE DURING CONTROL BYTE

During the COMMAND byte clocking on the SDI pin, the SDO pin displays a STATUS byte to help the user retrieve quick interrupt status information.

The STATUS byte allows fast polling of the different interrupts without having to read the IRQ register. However, it requires an MCU that can communicate in Full-Duplex mode (SDI and SDO are clocked at the same time). For MCUs that are only half-duplex, the polling of the IRQ status can still be done by reading the IRQ register continuously.

The STATUS byte structure is described in Figure 6-1.




FIGURE 6-1: STATUS Byte.

The first two bits are always equal to '0' and SDO toggles to '0' as soon as a  $\overline{CS}$  pin falling edge is performed. This allows having an application with multiple devices, with different device addresses, sharing one common SPI bus and avoiding bus contention during STATUS byte clocking.

The next three bits of the STATUS byte give a confirmation (Acknowledge) of the hard-coded device address. If the device address of the COMMAND byte and the internal device address of the chip match, these three bits will be transmitted and they are equal to:

- STAT[5:4] = DEV\_ADDR[1:0]
- STAT[3] = DEV ADDR[0]

The STAT[3] bit allows the user to distinguish the SDO output from a High-Impedance state (device address is not matched), as the bits, STAT[4] and STAT[3], are complementary and will induce a deterministic toggle on the SDO output.

If the two device address bits are not matched with the internally hard-coded device address bits, SDO is maintained in a High-Impedance state during the rest of the communication and the command is ignored. This behavior avoids potential bus contention errors if multiple devices with different device addresses share the same SPI bus. After the transmission of the first two bits, only one device responds to the command (all other devices with non-matching device addresses keep the SDO in high-impedance). In this case, the user needs to abort the communication ( $\overline{\text{CS}}$  rising edge) in order to perform another command.

The three LSbs of the STATUS byte are the three Interrupt Status bits:

- STAT[2] = DR\_STATUS (ADC data ready interrupt status)
- STAT[1] = CRCCFG\_STATUS (CRC checksum error on the register map interrupt status)
- STAT[0] = POR STATUS (POR interrupt status)

These three Interrupt Status bits are independent of the IRQ register and are cleared each time the STATUS byte is fully clocked. This enables the polling on the STATUS byte as a possible interrupt management solution. All Status bit values are latched together, just after the device address has been correctly recognized by the chip. Any interrupt happening after the two first Status bits have been clocked out will appear in the STATUS byte of the subsequent communication sequence.

Figure 6-2 represents the beginning of each communication with both COMMAND and STATUS bytes depicted. After the STATUS byte is propagated, the SDO pin will be placed in high-impedance for Fast commands or Write commands and will transfer data bytes for Read commands as long as the  $\overline{\text{CS}}$  pin stays logic low.




FIGURE 6-2: SPI Communication Start (COMMAND Byte on SDI and STATUS Byte on SDO) when the Device Address Matches/Does Not Match CMD[7:6].

### 6.3 Writing to the Device

When the command type is Incremental Write (CMD[1:0] = 10), the device enters Write mode and starts writing the first data byte to the address given in the CMD[5:2] bits.

After the STATUS byte has been transferred, SDO stays in a High-Impedance state during an Incremental Write communication. Writing to a read-only address (such as addresses, 0x0 or 0xF) has no effect and does not increment the Address Pointer. The user must stop the communication and restart a communication with a COMMAND byte pointing to a writable address (0x1 to 0xD).

Each register is effectively written after receiving the last bit for the register (SCK last rising edge). Any  $\overline{\text{CS}}$  rising edge during a write communication aborts the current writing. In this case, the register being written will not be updated and will keep its old value.

The registers may need 8, 16 or 24 bits to be effectively written, depending on their address (see Table 8-1). After each register is written, the Address Pointer is automatically incremented as long as  $\overline{CS}$  stays logic low. When the Address Pointer reaches 0xD, the next register to be written is the 0x1 register (see Figure 6-3 for a graphical representation of the address looping).

Internal registers located at addresses, 0xB, 0xC and 0xE, should be kept to their default state at all times for proper operation. These are reserved registers and should not be modified.

The Incremental Write feature can be used in order to fully configure the part using a unique communication, which can save time in the application. This unique communication can end at address 0xD, so that the user can also lock the configuration when written, providing additional security in the application (see Sections 6.6 "Locking/Unlocking Register Map Write Access").

Figure 6-4 shows an example of a write communication in detail with a single register write. Figure 6-5 shows an example of an Incremental Write communication.




FIGURE 6-3: Incremental Write Loop.




FIGURE 6-4: Single Register Write Communication (CMD[1:0] = 10) Timing Diagram.




FIGURE 6-5: Multiple Register Write within One Communication Using Incremental Write Feature.

### 6.4 Reading from the Device

When the Command bit, CMD[0], is equal to '1', the command is a read communication. After the STATUS byte has been transferred, the first register to be read on the SDO pin is the one with the address defined by the Command Address bits (CMD[5:2]).

Any  $\overline{\text{CS}}$  rising edge during a read communication aborts the current reading.

The registers may need 4, 8, 16, 24 or 32 bits to be fully read depending on their address (see Table 8-1).

If the CMD[1:0] bits are equal to '11', the command type is Incremental Read. In this case, after each register is read, the Address Pointer is automatically incremented as long as  $\overline{\text{CS}}$  stays logic low. The following data bytes are read from the next address sequentially defined in the register map. When the Address Pointer reaches 0xF (last register in the register map for reading), the next register to read is register 0x0 (see Figure 6-6 for a graphical representation of the address looping).

ADCDATA (0x0) CONFIGO (0x1) CONFIG1 (0x2) CONFIG2 (0x3) CONFIG3 (0x4) IRQ (0x5) MUX (0x6) SCAN (0x7) TIMER (0x8) OFFSETCAL (0x9) GAINCAL (0xA) Reserved (0xB) Reserved (0xC) LOCK (0xD) Reserved (0xE) CRCREG (0xF)

FIGURE 6-6: Incremental Read Loop.

If the CMD[1:0] bits are equal to '01', the command type is Static Read. In this case, the register address defined in the COMMAND byte is read continuously. The Address Pointer is automatically incremented. Continuously clocking SCK while  $\overline{\text{CS}}$  stays logic low will continuously read the same register. Reading another register is only possible by aborting the current communication sequence by raising  $\overline{\text{CS}}$  and issuing another command.

In both Static and Incremental modes, the registers are updated after each register read is fully performed. If the value of the register changes internally during the read, it will only be updated after the end of the read. The value of each register is latched in the SDO Output Shift register at the first rising edge of SCK of each individual register reading. Figure 6-7 shows the bit by bit details of a single register Read communication. Figure 6-8 shows the examples of Static and Incremental Read communications.




FIGURE 6-7: Single Read SPI Communication (Static or Incremental Read).




FIGURE 6-8: Static and Incremental Read SPI Communications.

If the COMMAND byte defines a static read of the ADCDATA register (address: 0x0), the ADC data will be present on SDO and will be updated continuously at each read. In this case, when a data ready interrupt occurs within a read, the data are not corrupted and will be updated to a new value after the old value has been completely read. The ADC register contains a double buffer that prevents data from being corrupted while reading them. The part is able to stream output data continuously with no additional command if the communication is not stopped with a  $\overline{\text{CS}}$  rising edge. Figure 6-9 represents the continuous streaming of incoming ADCDATA through the SPI port with both SPI Modes 0.0 and 1.1.

For continuous reading of ADCDATA in SPI Mode 0,0, once the data have been completely read after a Data Ready Event, the SDO pin takes the MSb value of the previous data at the end of the reading (falling edge of the last SCK clock). If SCK stays Idle at logic low (by definition of Mode 0,0), the SDO pin is updated at the falling edge of the next Data Ready Event with the new

MSb of the data. This mechanism allows the device to continuously read ADC data outputs seamlessly, even in SPI Mode 0.0.

In SPI Mode 1,1, the SDO pin stays in the last state (LSb of previous data) after a complete reading, which also allows seamless Continuous Read mode.

The ADC output data can only be properly read after a  $t_{DODR}$  time, after the data ready interrupt comes in the IRQ register. The  $t_{DODR}$  timing is shorter than the time necessary to input a command on the SDI pin, which ensures proper reading when a new Read command is triggered by the data ready interrupt. In case of continuous reading (with  $\overline{CS}$  pin kept logic low), the  $t_{DODR}$  timing must be carefully handled by the MCU, but the interrupt service time is generally much longer than the  $t_{DODR}$  timing. Retrieving a Data Ready Event by reading the STATUS byte or reading the IRQ register automatically ensures that the  $t_{DODR}$  timing is respected.




FIGURE 6-9: Continuous ADC Read (Data Streaming) with SPI Mode 0,0 and 1,1.

Continuous streaming is possible, but needs extra care from the user to correctly synchronize with the device by using the Data Ready Event.

When MCLK is generated externally, the user can count the number of MCLK clocks sent to the device and read the ADC data after the Data Ready Event that is generated after a defined number of clock periods (see Table 5-6 for more information about the number of clocks required for obtaining Data Ready Events).

If the user desires to perform continuous streaming of ADC output data, it is recommended to poll the STATUS byte and start reading ADC data only when the DR\_STATUS bit is effectively set to '0' (see Section 6.8.1 "Conversion Data Ready (DR) Interrupt" for more information about the interrupt mechanisms attached to the Data Ready Event).

Retrieving a data ready interrupt, by reading the STATUS byte or reading the IRQ register, automatically ensures that the  $t_{\mbox{\scriptsize DODR}}$  timing is respected.

### 6.5 Securing Read Communications through CRC-16 Checksum

Since some applications can generate or receive large EMI/EMC interferences and large transient spikes, it is helpful to secure SPI communications as much as possible to maintain data integrity and desired configurations during the application's lifetime.

The communication data on the SDO pin can be secured through the insertion of a Cyclic Redundancy Check (CRC) checksum at the end of each read sequence. The CRC checksum on communications can be enabled or disabled through the EN\_CRCCOM bit in the CONFIG3 register. The CRC message ensures the integrity of the read sequence bits transmitted on the SDO pin.

The CRC checksum in the MCP3565R uses the 16-bit CRC-16 ANSI polynomial, as defined in the IEEE 802.3 Standard:  $x^{16} + x^{15} + x^2 + 1$ .

This polynomial can also be noted as 0x8005. CRC-16 detects all single and double-bit errors, all errors with an odd number of bits, all burst errors of 16 bits in length or less and most errors for longer bursts. This allows an excellent coverage of the SPI communication errors that can occur in the system and heavily reduces the risk of a miscommunication, even under noisy environments.

When enabled, the CRC checksum (CRCCOM[15:0]) is propagated on SDO after each read communication sequence.

In case of a Static Read command, the checksum is propagated after each register read. In case of an Incremental Read command, the checksum is propagated after the last register read in the register map (address: 0xF). Figure 6-11 and Figure 6-12 show typical read communications in Static Read and Incremental Read modes, respectively, when the EN\_CRCCOM bit is enabled. Since the STATUS byte is propagated on SDO, it is part of the first message and it is included in the calculation of the first checksum. For subsequent checksum calculations, the message only contains the registers that are effectively read in between two checksums.

The CRC-16 format displayed on the SDO pin depends on the CRC\_FORMAT bit in the CONFIG3 register (see Figure 6-10). It can have a 16-bit or 32-bit format to be compatible with both 16-bit and 32-bit MCUs. The CRCCOM[15:0] bits calculated by the device do not depend on the format (the device always calculates a 16-bit only CRC checksum).




FIGURE 6-10: CRC Format Table for Read Communications.

The CRC calculation computed by the device is fully compatible with the CRC hardware contained in the Direct Memory Access (DMA) of the PIC24 and PIC32 MCU product lines. The CRC message that should be considered in the PIC® device DMA is the concatenation of the read sequence and its associated checksum. When the DMA CRC hardware computes this extended message, the resulting checksum should be 0x0000. Any other result indicates that a miscommunication has occurred, and that the current communication sequence should be stopped and restarted




FIGURE 6-11: SPI Static Read with Communication CRC Enabled.




FIGURE 6-12: SPI Incremental Read with Communication CRC Enabled.

### 6.6 Locking/Unlocking Register Map Write Access

The MCP3565R digital interface includes an advanced security feature that allows locking or unlocking the register map write access. This feature prevents the miscommunication that can corrupt the desired configuration of the device, especially an SPI read becoming an SPI write because of the noisy environment.

The last register address of the incremental write loop (0xD: LOCK) contains the LOCK[7:0] bits. If these bits are equal to the password value (0xA5), the register map write access is not locked. Any write can take place and the communications are not protected. The MCP3565R device is, by default after POR, in an unlocked state (LOCK[7:0] = 0xA5).

When the LOCK[7:0] bits are not equal to 0xA5, the register map write access is locked. The register map and the full device configuration is write- protected. Any write to an address other than 0xD will yield no result. All the register addresses, except the address 0xD, become read-only. In this case, if the user wants to change the configuration, the LOCK[7:0] bits have to be reprogrammed back to 0xA5 before sending the desired Write command.

The LOCK[7:0] bits are located in the last register of the Incremental Write address loop, so the user can program the entire register map, starting from 0x1 to 0xD, within one continuous write sequence and then lock the configuration at the end of the sequence by writing all zeros (for example) in the 0xD address.

# 6.7 Detecting a Configuration Change through CRC-16 Checksum on the Register Map and its Associated Interrupt Flag

In order to prevent internal corruption and to provide additional security on the register map configuration, the MCP3565R device includes an automatic and continuous CRC checksum calculation on the full register map Configuration bits. This calculation is not the same as the communication CRC checksum described in Section 6.5 "Securing Read Communications through CRC-16 Checksum".

This calculation takes the contents of the register map, from addresses 0x1 to 0xF, and produces a checksum which is held in the CRCCFG[15:0] bits located in the CRCCFG register (address: 0xF). The CRC checksum for the register map uses the 16-bit CRC-16 ANSI polynomial as defined in the IEEE 802.3 Standard:  $x^{16} + x^{15} + x^2 + 1$ .

Since this feature is intended to protect the configuration of the device, this calculation is run continuously only when the register map is locked (LOCK[7:0]), which is different than 0xA5 (see Section 6.6 "Locking/Unlocking Register Map Write Access"). If the register map is unlocked (for example, after POR), the CRCCFG[15:0] bits are cleared and no CRC is calculated.

The DR\_STATUS, CRCCFG\_STATUS and POR\_STATUS bits are set to '1' (default) and the CRCCFG[15:0] bits are set to '0' (default) for this calculation, as they could vary and lead to unwanted CRC errors

After the DR\_STATUS, CRCCFG\_STATUS and POR\_STATUS bits are cleared (with a read on the IRQ register), the CRC checksum on the register map can be verified by reading all registers in an incremental read sequence and by using the CRC communication. At the second incremental read loop, the checksum provided by the CRC communication must be equal to all zeros if the checksum on the register map is correct.

The checksum will be calculated for the first time in 11 DMCLK periods. This first value will then be the reference checksum value and will be latched internally until an unlocking of the register map occurs. The checksum will then be calculated continuously every 11 DMCLK periods and checked against the reference checksum.

If the checksum is different than the reference, an interrupt flag is generated on the CRCCFG\_STATUS bit within the STATUS byte on SDO, and on the CRCCFG\_STATUS bit in the IRQ register. The interrupt flag is maintained on both mechanisms until the register map write access is unlocked. When the part write access is unlocked, the interrupt on both interrupt mechanisms is cleared when the interrupt is read (read STATUS byte or read IRQ register).

At power-up, the interrupt is not present and the register map is unlocked. As soon as the user finishes writing its configuration, the user needs to lock the register map (for example, by writing 0x00 in the LOCK bits) to be able to use the interrupt flag and to calculate the checksum of the register map.

#### 6.8 Interrupts Description

The MCP3565R device incorporates two interrupt mechanisms to be able to synchronize the device with an MCU and to warn against external perturbations. There are three events that can generate interrupt flags:

- · Data Ready
- POR
- · CRC Error on the Register Map Configuration

A summary of the different mechanisms is available in Table 6-3.

TABLE 6-3: INTERRUPT DESCRIPTION SUMMARY TABLE

Interrupt Flag Type	Description	Clearing Procedure
STATUS Byte	Three Status bits (DR_STATUS, CRCCFG_STATUS, POR_STATUS) are latched together after device address detection and clocked out during each command on the SDO STATUS byte.	
IRQ Register Status Bits	IRQ register Status bits can be read when reading the address 0x5 (IRQ register). The IRQ latching occurs at the beginning of the IRQ register reading.	finished (on the last SCK falling edge).

### 6.8.1 CONVERSION DATA READY (DR) INTERRUPT

The data ready interrupt happens when a new conversion is ready to be read on the ADCDATA register. This event happens synchronously with DMCLK and at each end of conversion. This interrupt is implemented with two different and independent mechanisms: STATUS byte on SDO and IRQ register Status bit.

- STATUS byte on SDO. When the interrupt occurs on the next STATUS byte transmitted on SDO, the DR\_STATUS bit will be logic low. Once the STATUS byte has been transmitted, the DR\_STATUS bit appears as '1' until a new interrupt is present. If the interrupt occurs between two STATUS byte transmissions, the DR\_STATUS bit on SDO will appear as equal to '0' on the second reading.
- 2. IRQ register Status bit. When the interrupt occurs, the DR\_STATUS bit in the IRQ register is set to '0'. Once the IRQ register has been fully read, this DR\_STATUS bit is reset to '1'. If the interrupt occurs between two readings of the IRQ register, the IRQ register Status bit appears as equal to '0' on the second reading.

#### 6.8.2 POR INTERRUPT

The POR interrupt informs the user if a POR event has happened.

This interrupt is implemented with two different and independent mechanisms: STATUS byte on SDO and IRQ register Status bit.

#### 6.8.2.1 STATUS Byte on SDO

When the device has just powered up, on the first STATUS byte transmitted on SDO (first communication), the POR\_STATUS bit is logic low. Once the STATUS byte has been transmitted, the POR\_STATUS bit appears as '1' until the part is powered down. If a POR event occurs between two STATUS byte transmissions, and if the part is properly repowered up, the POR\_STATUS bit on SDO will appear as equal to '0' on the latter reading. This mechanism can only work when the power supplies are back above the POR thresholds on the analog and digital cores, as retrieving data from the SPI port is not possible when the device is in a POR state.

#### 6.8.2.2 IRQ Register Status Bit

When the device has just powered up, the POR\_STATUS bit in the IRQ register is set to '0'. Once the IRQ register has been fully read, this POR\_STATUS bit is once again reset to '1'. If a POR event occurs between two readings of the IRQ register, the IRQ register Status bit will appear as equal to '0' on the second reading. This mechanism can only work when the power supplies are back above the POR thresholds on the analog and digital cores.

#### 6.8.3 CRCCFG ERROR INTERRUPT

The CRCCFG interrupt happens when an error in the CRC-16 checksum has been detected in the register map CRC calculation.

This interrupt is implemented with two different and independent mechanisms: STATUS byte on SDO and IRQ register Status bit.

#### 6.8.3.1 STATUS Byte on SDO

In case of a CRCCFG error on the next STATUS byte transmitted on SDO, the CRCCFG\_STATUS bit is logic low. Once the STATUS byte has been transmitted, the CRCCFG\_STATUS bit appears as '1' until a new interrupt occurs. If the error is detected again between two STATUS byte transmissions, the CRCCFG\_STATUS bit on SDO will appear as equal to '0' on the second reading.

#### 6.8.3.2 IRQ Register Status Bit

In case of a CRCCFG error, the CRCCFG\_STATUS bit in the IRQ register is set to '0'. Once the IRQ register is fully read, the CRCCFG\_STATUS bit is reset to '1'. If the CRCCFG error happens again between two readings of the IRQ register, the IRQ register Status bit will appear as '0' on the second reading.

Note:

If MCLK starts running before the device is locked, an interrupt can momentarily occur, even if registers have not been corrupted. In such a case, the user must send a start/restart conversion Fast command, which clears the unwanted interrupt and correctly restarts the CRC calculations.

#### 6.9 Master Clock Input/Output Modes

The MCP3565R device does not include a dedicated input/output master clock pin. In the MCP3565R, the SCK pin is used to enter the external Master Clock (MCLK) for the ADC or to deliver the Analog Master Clock to the MCU. The SCK pin can be bidirectional and the direction of the SCK I/O is determined by the CLK\_SEL[1:0] bits setting. Additionally, the transitions from Input to Output mode and vice-versa, need extra care in order to avoid bus contention errors and induce a specific sequence that allows smooth transitions. These transitions are described in the following sections and in Figure 6-13 to Figure 6-16. The following sections detail precisely each possible mode of operation as defined in Table 5-12.

## 6.9.1 INTERNAL OSCILLATOR MODE WITHOUT EXTERNAL CLOCK OUTPUT (CLK SEL[1:0] = 10)


This mode is accessed by writing CLK\_SEL[1:0] = 10. This mode is the easiest to use, as SCK does not share its functionality. In this mode, SCK is only the Serial Clock Input for the SPI digital Interface. The Master Clock (MCLK) is generated by the internal oscillator and runs asynchronously with the Serial Clock (SCK).

The master clock is not propagated on any output. Toggling the  $\overline{\text{CS}}$  pin does not reset or impact the internal MCLK clock generation.

### 6.9.2 EXTERNAL CLOCK MODE (CLK SEL[1:0] = 0x)

This mode is accessed by writing CLK SEL[1:0] = 0x. This mode defines the SCK pin as both the Serial Clock Input and the Master Clock Input. In this mode, the SCK and MCLK are equal, therefore the device becomes a fully synchronous system. If the ADC is not in Conversion mode, the SCK input clock has no restrictions, but if the ADC is running, the SCK input clock should be continuous and its frequency should be kept constant to ensure the optimal performance of the ADC. During this Free-Running Clock mode, the SPI communications should not impact the clock frequency and need to be synchronized on the SCK input. Toggling the CS pin does not reset or impact the MCLK clock input. SCK always remains an MCLK input in this mode, even when  $\overline{\text{CS}}$  is logic high, while the SPI commands are not taken into account anymore. Using a MCU that can be set in Framed SPI mode can help to design a fully synchronous system. The MCU can continuously send frames at the same frequency, where some frames are simply clock frames with no communication (CS is kept logic high) and some frames include communications (CS kept logic low and SDI can toggle to define commands). Therefore, the toggling of the CS input is synchronized with the free-running clock, SCK, so that the communications can happen at any desired time without impacting the SCK continuous clocking.

Since the SCK pin remains as an input for both CLK SEL[1:0] = 0x and 10 modes, the transition from one to another is instantaneous, as soon as the write command is completed (end of last bit of the CONFIG0 register). The transition from one to another mode resets any current conversion and resets the internal clock phases in order to restart from a unique predefined Reset state. Respecting the SPI timings ensures that the transition from one mode to another is handled properly by the device. When a transition to CLK\_SEL[1:0] happens, the internal oscillator is restarted from a Shutdown state and the start-up time of the oscillator is necessary to ensure that the internal clock frequency is settled to a stable final value. Figure 6-13 and Figure 6-14 show in detail the transitions from and to CLK\_SEL[1:0] = 0x and 10 modes for the MCP3565R device. In Figure 6-14, the prescaler is set to PRE[1:0] = 00 (1:1) so that AMCLK = MCLK.



**FIGURE 6-13:** MCP3565R Transition from CLK\_SEL[1:0] = 10 to 0x.




FIGURE 6-14: MCP3565R Transition from CLK\_SEL[1:0] = 0x to 10.

# 6.9.3 INTERNAL CLOCK MODE WITH EXTERNAL AMCLK CLOCK OUTPUT (CLK\_SEL[1:0] = 11)

This mode is accessed by writing CLK\_SEL[1:0] = 11. This mode defines the SCK pin as both the Serial Clock Input and the Analog Master Clock Output (AMCLK). In regard to the MCLK clock domain, the SCK pin is an output pin that shows a continuous clock AMCLK generated by the internal oscillator. In regard to the SCK clock domain, the SCK pin is still the input pin for the digital interface. In this mode, the SCK and MCLK are equal and the device becomes a fully synchronous system.

The MCU connected to the SPI port has to be configured to receive the SCK output and to generate synchronized commands with this output; it needs to be in SPI Slave mode. When this mode is enabled and running, the transitions on the  $\overline{\text{CS}}$  pin do not impact the SCK output,  $\overline{\text{AMCLK}}$  is always available on the SCK output even if  $\overline{\text{CS}}$  is logic high.

Considering that the SCK pin becomes an output in this clock mode, the transitions to and from this mode need special care in order to avoid bus contention errors on the SCK pin. The transition to this mode from another clock mode is detailed in Figure 6-15.

The transition is not immediate; it does not occur as soon as the CLK\_SEL[1:0] = 11 bits are written in the CONFIG0 register. This writing resets the master clock

internally until a new command is launched ( $\overline{\text{CS}}$  falling edge). In this case, the SCK is configured as the AMCLK output and always starts with a Logic Low state when it is at the  $\overline{\text{CS}}$  falling edge transition.


To avoid bus contention errors, it is recommended to keep the SCK state to logic low, before having the first CS falling edge, after the writing of the CLK\_SEL[1:0] bits in CONFIG0 (as shown in Figure 6-15).

Considering that the internal oscillator starts at the  $\overline{\text{CS}}$  falling edge after the SPI write (CLK\_SEL[1:0] = 11), a settling time is necessary before being able to reach the internal oscillator nominal frequency. It is recommended not to launch conversions before this nominal clock frequency value has been established.


The opposite transition, from CLK\_SEL[1:0] = 11 to another clock mode, is described in Figure 6-16. This transition is also not immediate in order to allow a smooth transition from an SCK Output to an SCK Input mode.

Writing the CLK\_SEL[1:0] bits to '10' or '0x' resets the internal master clock immediately, but the SCK is still present as an output until  $\overline{CS}$  sees a rising edge. After the  $\overline{CS}$  rising edge, the SCK output is placed in a High-Impedance mode and the SCK becomes an output.

The master clock stays in Reset until the next  $\overline{CS}$  falling edge is detected. As soon as this happens, the SCK can be used in the new selected mode.



**FIGURE 6-15:** MCP3565R Transition from CLK SEL[1:0] = 0x/10 to 11.



**FIGURE 6-16:** MCP3565R Transition from CLK\_SEL[1:0] = 11 to 0x/10.

### 7.0 BASIC APPLICATION CONFIGURATION

The MCP3565R device can be used for various precision Analog-to-Digital Converter applications. The flexibility of its usage is given by the possibility of configuring the ADC to fit the required application.

### 7.1 Typical Application for Absolute Voltage Measurement

The MCP3565R is able to measure the signal provided by sensors with absolute voltage output. For such applications, the MCP3565R typically uses its internal voltage reference. For the best performance, an external capacitor is recommended on the REFIN+/OUT pin

for noise filtering and to provide more stability for the internal voltage reference (see Section 3.1 "Differential Reference Voltage Inputs: REFIN+/OUT, REFIN-").

The ADC can be used in Differential or Single-Ended mode due to the internal dual multiplexer (Figure 5-1). The user can select the input connection settings from the MUX register (Section 8.7 "Multiplexer (MUX) Register") by using the different settings available on the positive and negative inputs of the ADC. The single-ended configuration is achieved by selecting  $A_{GND}$  for the  $V_{IN^-}$  input of the ADC (MUX[3:0] =  $1\,0\,0\,0$ ) or by selecting any CHn input channel for  $V_{IN^-}$  and connecting the corresponding CHn input channel to  $A_{GND}$ .




FIGURE 7-1: MCP3565R Application Example.

### 7.1.1 HIGH-SIDE AND LOW-SIDE CURRENT SENSING

The ADC has the ability to perform differential measurements with an analog input Common-mode equal to or slightly larger than  $AV_{DD}$ , or equal to or slightly lower than  $A_{GND}$  (see the **Electrical Characteristics** table).

A differential input structure and a Kelvin connection are required in order to achieve the most accurate measurements. An anti-aliasing filter is required to avoid aliasing of the oversampling frequency (DMCLK) back into the baseband of the input signal and possible corruption of the output data. Figure 7-1 provides an example of an anti-aliasing filter.

For the measurement of voltages that can reach  $AV_{DD}$  or a few mV higher, a gain setting of 0.33x is useful since it increases the input range to a 3 x  $V_{REF}$  value, so a 1.2V  $V_{REF}$  will allow a theoretical input range of 3.6V. However, the maximum voltage that can be measured is always bounded by  $AV_{DD}$  + 0.1V in order to limit excess leakage current at the input pins created by the ESD structures. Therefore, in order to properly measure 3.6V with a 1.2V voltage reference, it is recommended to use an  $AV_{DD}$  supply voltage as close as possible to 3.6V.

#### 7.1.2 THERMOCOUPLE CONNECTION

One of the most used temperature transducers in the industry is the thermocouple. Thermocouples provide a voltage dependent on the temperature difference between cold junction and hot junction. This voltage is in the order of magnitude of tens of  $\mu\text{V}/^{\circ}\text{C},$  which requires amplification that can be provided by the internal gain stage of the ADC.





FIGURE 7-2: Thermocouple Connection.

The connection of the thermocouple to the ADC requires minimal extra components. A differential input structure is recommended. The cold junction can be measured by using a digital temperature sensor, such as MCP9804, connected to the MCU. If high accuracy is not required, the cold junction temperature can be estimated directly with the internal temperature sensor of the ADC (see Figure 7-2).

#### 7.2 Typical Application for Ratiometric Voltage Measurement

A wide range of sensors provides an output voltage directly related to the power supply of the sensors. These sensors are known as ratiometric output. These sensors often have a Wheatstone bridge structure, such as pressure sensors or load cells (Figure 7-3).



**FIGURE 7-3:** Wheatstone Bridge Ratiometric Connection.

Others act as a single resistor with a value dependent on temperature (pure metal resistance thermometer RTD and negative temperature coefficient resistor NTC). To accurately measure the signal from these sensors, REFIN+/OUT is usually connected to the same power supply of the sensor (Figure 7-4), as long as this respects the specified voltage range on the REFIN+/OUT pin (see the **Electrical Characteristics** table.




FIGURE 7-4: RTD Ratiometric Connection.

### 7.3 Power Supply Design and Bypassing

In any system, the analog ICs (such as references or operational amplifiers) are always connected to the analog ground plane. The MCP3565R should also be considered a sensitive analog component and connected to the analog ground plane. The ADC features two pairs of power supply voltage pins:  $A_{\rm GND}$  and  $AV_{\rm DD}$ ,  $D_{\rm GND}$  and  $DV_{\rm DD}$ . For best performance, it is recommended to keep the two pairs of pins connected to two different networks (see Figure 7-5), so that the design will feature two ground traces and two power supplies (see Figure 7-6).

The analog circuitry (including MCP3565R) and the digital circuitry (MCU) should have separate power supplies and return paths to the external ground reference, as described in Figure 7-5. An example of a typical power supply circuit, with different paths for analog and digital return currents, is shown in Figure 7-6. A possible split example is shown in Figure 7-7, where the ground star connection can be located underneath the device with the exposed pad.

AVDD DVDD HVA + VA + VD MCP3565R
AGND DGND

"Star" Point


D\_= \( \frac{1}{2} \) A\_= \( \frac{1}{2} \)

FIGURE 7-5: Separating Digital and Analog Ground by Using a Star Connection.

The split between analog and digital can be done under the device, and  $AV_{DD}$  and  $DV_{DD}$  can be connected with lines coming under the ground plane. The two separate return paths will eventually share a unique connection point (star connection) in order to minimize coupling between the two power supply domains.

Another possibility, sometimes easier to implement in terms of PCB layout, is to consider the MCP3565R as an analog component, and connect  $AV_{DD}$  to  $DV_{DD}$  and  $A_{GND}$  to  $D_{GND}$  with a star connection. In this scheme, the decoupling capacitors may be larger, due to the ripple on the digital power supply (caused by the digital filters and the SPI interface of the MCP3565R), now causing glitches on the analog power supply.

Figure 7-6 shows an example of a power supply schematic with separate  $\mathsf{DV}_{\mathsf{DD}}$  and  $\mathsf{AV}_{\mathsf{DD}}.$  A high-current LDO (MCP1825) was used for the  $\mathsf{DV}_{\mathsf{DD}}$  line to be able to power the MCU and other peripherals attached to the MCU. A high PSRR LDO (MCP1754) is used for the  $\mathsf{AV}_{\mathsf{DD}}$  that goes to the ADC and a few other components sensitive to noise. The NET tie is used to separate  $\mathsf{D}_{\mathsf{GND}}$  from  $\mathsf{A}_{\mathsf{GND}}.$ 



**FIGURE 7-6:** Power Supply with Separate Lines for Analog and Digital Sections (the "Net Tie" Object Represents the Star Ground Connection).




FIGURE 7-7: Separation of Analog and Digital Circuits on the Layout (Shown on the UQFN Package).

When remote sensors are used to reduce the sensitivity to external influences, such as EMI, the wires that connect the sensor to the ADC should form a twisted pair. Ferrite beads can be used between the digital and analog ground planes to keep high-frequency noise from entering the device. A low-resistance ferrite bead is recommended.

#### 7.4 SPI Interface Digital Crosstalk

The MCP3565R device incorporates a high-speed 20 MHz SPI digital interface. This interface can induce crosstalk, especially with the outer channels closer to the SPI digital pins (for example, CH7), if it is run at full speed without any precautions. The crosstalk is caused by the switching noise created by the digital SPI signals. This crosstalk would negatively impact the SNR in this case. The noise is attenuated if proper separation between the analog and the digital power supplies is put in place (see Sections 7.3 "Power Supply Design and Bypassing").

In order to further remove the influence of the SPI communication on measurement accuracy, it is recommended to add series resistors on the SPI lines to reduce the current spikes caused by the digital switching noise (see Figure 7-1 where these resistors have been implemented). The resistors also help to keep the level of electromagnetic emissions low.

The switching noise is also a linear function of the  $\mathrm{DV}_{\mathrm{DD}}$  supply voltage. In order to further reduce the influence of the switching noise caused by SPI transmissions, the  $\mathrm{DV}_{\mathrm{DD}}$  digital power supply voltage should be kept at as a low value as possible.

The measurement graphs provided in this MCP3565R data sheet have been performed with  $10\Omega$  series resistors connected on each SPI I/O pin. Measurement accuracy disturbances have not been observed, even at 20 MHz interfacing.

#### 8.0 INTERNAL REGISTERS

The MCP3565R has a total of 16 internal registers made of volatile memory. Table 8-1 includes a summary of the registers. These registers are sequentially accessible.

TABLE 8-1: INTERNAL REGISTERS SUMMARY

Address	Register Name	No. of Bits	R/W	Description
0x0	ADCDATA	4/24/32	R	Latest A/D conversion data output value (24 or 32 bits depending on DATA_FORMAT[1:0]) or modulator output stream (4-bit wide) in MDAT Output mode
0x1	CONFIG0	8	R/W	ADC Operating mode, Master Clock mode and Input Bias Current Source mode
0x2	CONFIG1	8	R/W	Prescale and OSR settings
0x3	CONFIG2	8	R/W	ADC boost and gain settings, auto-zeroing settings for analog multiplexer, voltage reference and ADC
0x4	CONFIG3	8	R/W	Conversion mode, data and CRC format settings; enable for CRC on communications, enable for digital offset and gain error calibrations
0x5	IRQ	8	R/W	IRQ Status bits and IRQ mode settings; enable for Fast commands
0x6	MUX	8	R/W	Analog multiplexer input selection (MUX mode only)
0x7	SCAN	24	R/W	SCAN mode settings
0x8	TIMER	24	R/W	Delay value for TIMER between Scan cycles
0x9	OFFSETCAL	24	R/W	ADC digital offset calibration value
0xA	GAINCAL	24	R/W	ADC digital gain calibration value
0xB	RESERVED	24	R/W	Reserved
0xC	RESERVED	8	R/W	Reserved
0xD	LOCK	8	R/W	Password value for SPI Write mode locking
0xE	RESERVED	16	R/W	Reserved
0xF	CRCCFG	16	R	CRC checksum for device configuration

#### 8.1 ADCDATA REGISTER

Name Bits Address Cof ADCDATA 4/24/32 0x0 R

#### REGISTER 8-1: ADCDATA: ADC CHANNEL DATA OUTPUT REGISTER

R-0	
ADCDATA[23:0]	
bit 23	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 23-0 ADCDATA[23:0]: ADC Output Code

The data are post-calibration if the EN\_OFFCAL or EN\_GAINCAL bits are enabled. The data can be formatted in 24/32-bit modes depending on the DATA\_FORMAT[1:0] settings (see **Section 5.6 "ADC Output Data Format"**).

The ADC Channel Data Output registers always contain the most recent A/D conversion data. The register is updated at each data ready internal signal (it depends on the OSR and CONV\_MODE settings). The register is latched at the start of each SPI Read command. The register is double buffered to avoid data loss. There is a small time delay, t<sub>DODR</sub>, after each data ready, where the user has to wait for the data to be available; otherwise, data corruption can occur (when the internal data are refreshed).

When EN\_MDAT = 1, this register becomes a 4-bit wide register containing the MDAT output codes, which are the outputs of the modulator that are represented by four comparator outputs (COMP[3:0], see Section 5.4.2 "Modulator Output Block").

#### 8.2 CONFIGO REGISTER

Name Bits Address Cof CONFIG0 8 0x1 R/W

#### **REGISTER 8-2: CONFIGO REGISTER**

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CONFIG0[7]	VREF_SEL	CLK_SEL[1:0]		CS_SEL[1:0]		ADC_M	ODE[1:0]
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

bit 7 **CONFIG0[7]:** If CONFIG0 = 0x00, the device goes into Partial Shutdown mode. This bit does not have any other function.

bit 6 VREF\_SEL: Internal Voltage Reference

- 1 = Internal voltage reference is selected and buffered internally. REFIN+/OUT pin voltage is set at 2.4V (default).
- 0 = External voltage reference is selected and not buffered internally. The internal voltage reference buffer is shut down.
- bit 5-4 CLK\_SEL[1:0]: Clock Selection
  - 11 = Internal clock is selected and AMCLK is present on the SCK pin, which becomes an output pin.
  - 10 = Internal clock is selected and no clock output is present on the SCK pin, in which case, the SCK pin becomes the SPI clock input pin only.
  - 01 = External digital clock. In this mode, SCK = MCLK and the clock input pin is SCK. (MCLK needs to be sent continuously to ensure proper functioning of A/D conversions.)
  - 00 = External digital clock (default). In this mode, SCK = MCLK and the clock input pin is SCK. (MCLK needs to be sent continuously to ensure proper functioning of A/D conversions.)
- bit 3-2 CS\_SEL[1:0]: Current Source/Sink Selection for Sensor Bias (source on V<sub>IN</sub>+/Sink on V<sub>IN</sub>-)
  - 11 = 15  $\mu$ A is applied to the ADC inputs
  - $10 = 3.7 \,\mu\text{A}$  is applied to the ADC inputs
  - $01 = 0.9 \mu A$  is applied to the ADC inputs
  - 00 = No current source is applied to the ADC inputs (default)
- bit 1-0 ADC\_MODE[1:0]: ADC Operating Mode Selection
  - 11 = ADC Conversion mode
  - 10 = ADC Standby mode
  - 01 = ADC Shutdown mode
  - 00 = ADC Shutdown mode (default)

#### 8.3 **CONFIG1 REGISTER**

Bits Address Name Cof 0x2 CONFIG1 8 R/W

#### **REGISTER 8-3: CONFIG1: CONFIGURATION REGISTER 1**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
PRE	[1:0]		OSF	R[3:0]		RESERVED	RESERVED
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 PRE[1:0]: Prescaler Value Selection for AMCLK

11 = AMCLK = MCLK/8

10 = AMCLK = MCLK/4

01 = AMCLK = MCLK/2

00 = AMCLK = MCLK (default)

bit 5-2 OSR[3:0]: Oversampling Ratio for Delta-Sigma A/D Conversion

1111 = OSR: 98304

1110 = OSR: 81920

1101 = OSR: 49152

1100 = OSR: 40960

1011 = OSR: 24576

1010 = OSR: 20480

1001 = OSR: 16384

1000 = OSR: 8192

0111 = OSR: 4096

0110 = OSR: 2048 0101 = OSR: 1024

0100 **= OSR: 512** 

0011 = OSR: 256 (default)

0010 = OSR: 128

0001 = OSR: 64

0000 = OSR: 32

bit 1-0 RESERVED[1:0]: Must remain set to '00'

#### 8.4 CONFIG2 REGISTER

Name Bits Address Cof CONFIG2 8 0x3 R/W

#### REGISTER 8-4: CONFIG2: CONFIGURATION REGISTER 2

R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1
BOOS	T[1:0]		GAIN[2:0]		AZ_MUX	AZ_REF	RESERVED
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 BOOST[1:0]: ADC Bias Current Selection

11 = ADC channel has current x 2

10 = ADC channel has current x 1 (default)

01 = ADC channel has current x 0.66

00 = ADC channel has current x 0.5

bit 5-3 GAIN[2:0]: ADC Gain Selection

111 = Gain is x64 (x16 analog, x4 digital)

110 = Gain is x32 (x16 analog, x2 digital)

101 = Gain is x16

100 = Gain is x8

011 = Gain is x4

010 = Gain is x2

001 = Gain is x1 (default)

000 = Gain is x1/3

bit 2 AZ MUX: Auto-Zeroing MUX Setting

1 = ADC auto-zeroing algorithm is enabled. This setting multiplies the conversion time by two and does not allow Continuous Conversion mode operation (which is then replaced by a series of consecutive One-Shot mode conversions).

0 = Analog input multiplexer auto-zeroing algorithm is disabled (default).

bit 1 AZ\_REF: Auto-Zeroing Reference Buffer Setting

1 = Internal voltage reference buffer chopping algorithm is enabled. This setting has no effect when external voltage reference is selected (VREF\_SEL = 0) (default).

0 = Internal voltage reference buffer chopping auto-zeroing algorithm is disabled.

bit 0 **RESERVED**: Must remain set to '1'

#### 8.5 CONFIG3 REGISTER

Name Bits Address Cof CONFIG3 8 0x4 R/W

#### REGISTER 8-5: CONFIG3: CONFIGURATION REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CONV_M	ODE[1:0]	DATA_FOR	RMAT[1:0]	CRC_FORMAT	EN_CRCCOM	EN_OFFCAL	EN_GAINCAL
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 7-6 CONV\_MODE[1:0]: Conversion Mode Selection

- 11 = Continuous Conversion mode or continuous conversion cycle in Scan mode.
- 10 = One-shot conversion or one-shot cycle in Scan mode. It sets ADC\_MODE[1:0] to '10' (standby) at the end of the conversion or at the end of the conversion cycle in Scan mode.
- 0x = One-shot conversion or one-shot cycle in Scan mode. It sets ADC\_MODE[1:0] to '0x' (ADC shutdown) at the end of the conversion or at the end of the conversion cycle in Scan mode (default).
- bit 5-4 DATA\_FORMAT[1:0]: ADC Output Data Format Selection
  - 11 = 32-bit (25-bit right justified data + Channel ID): CHID[3:0] + SGN extension (4 bits) + 24-bit ADC data. It allows overrange with the SGN extension.
  - 10 = 32-bit (25-bit right justified data): SGN extension (8-bit) + 24-bit ADC data. It allows overrange with the SGN extension.
  - 01 = 32-bit (24-bit left justified data): 24-bit ADC data + 0x00 (8-bit). It does not allow overrange (ADC code locked to 0xFFFFFF or 0x800000).
  - 00 = 24-bit (default ADC coding): 24-bit ADC data. It does not allow overrange (ADC code locked to 0xFFFFFF or 0x800000).
- bit 3 CRC\_FORMAT: CRC Checksum Format Selection on Read Communications

(it does not affect CRCCFG coding)

- 1 = 32-bit wide (CRC-16 followed by 16 zeros).
- 0 = 16-bit wide (CRC-16 only) (default).
- bit 2 EN\_CRCCOM: CRC Checksum Selection on Read Communications

(it does not affect CRCCFG calculations)

- 1 = CRC on communications enabled.
- 0 = CRC on communications disabled (default).
- bit 1 EN\_OFFCAL: Enable Digital Offset Calibration
  - 1 = Enabled
  - 0 = Disabled (default)
- bit 0 EN\_GAINCAL: Enable Digital Gain Calibration
  - 1 = Enabled
  - 0 = Disabled (default)

#### 8.6 IRQ REGISTER

Name Bits Address Cof IRQ 8 0x5 R/W

#### REGISTER 8-6: IRQ: INTERRUPT REQUEST REGISTER

U-0	R-1	R-1	R-1	R/W-0	U-1	R/W-1	U-1
_	DR_STATUS	CRCCFG_STATUS	POR_STATUS	EN_MDAT	_	EN_FASTCMD	· —
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6 DR\_STATUS: Data Ready Status Flag

1 = ADCDATA has not been updated since the last reading or last reset (default).

0 = New ADCDATA ready for reading.

bit 5 CRCCFG\_STATUS: CRC Error Status Flag for Internal Registers

1 = CRC error has not occurred for the Configuration registers (default).

0 = CRC error has occurred for the Configuration registers.

bit 4 POR\_STATUS: POR Status Flag

1 = POR has not occurred since the last reading (default).

0 = POR has occurred since the last reading.

bit 3 EN\_MDAT: Modulator Output Data Enable

1 = Places modulator output on the ADCDATA register, which then becomes a 4-bit register, which reads COMP[3:0].

0 = Modulator output is not provided. ADCDATA shows the ADC output after decimation filter.

bit 2 Unimplemented: Read as '1'

bit 1 EN\_FASTCMD: Enable Fast Commands in the COMMAND Byte

1 = Fast commands are enabled (default)

0 = Fast commands are disabled

bit 0 Unimplemented: Read as '1'

Legend:

#### **MULTIPLEXER (MUX) REGISTER** 8.7

Name Bits Address Cof MUX 8 R/W 0x6

#### **REGISTER 8-7: MUX: MULTIPLEXER REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
	MUX_VIN	I+[3:0] <sup>(2)</sup>			MUX_VII	N-[3:0] <sup>(2)</sup>	
bit 7							bit 0

-n = Value at POR '1' = Bit is set

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit '0' = Bit is cleared x = Bit is unknown

MUX\_VIN+[3:0]: Input Selection(2) Bit 7-4

1111 = Internal V<sub>CM</sub>

1110 = Internal Temperature Sensor Diode M (Temp Diode M)(1)

1101 = Internal Temperature Sensor Diode P (Temp Diode P)(1)

1100 = REFIN-

1011 = REFIN+/OUT

1010 = Reserved (do not use)

 $1001 = AV_{DD}$ 

1000 = A<sub>GND</sub>

0111 = Reserved (do not use)

0110 = Reserved (do not use)

0101 = Reserved (do not use)

0100 = Reserved (do not use)

0011 = Reserved (do not use)

0010 = Reserved (do not use)

0001 = CH1

0000 = CH0 (default)

MUX\_VIN-[3:0]: Input Selection<sup>(2)</sup> Bit 3-0

1111 = Internal V<sub>CM</sub>

1110 = Internal Temperature Sensor Diode M (Temp Diode M)<sup>(1)</sup>

1101 = Internal Temperature Sensor Diode P (Temp Diode P)(1)

1100 = REFIN-

1011 = REFIN+/OUT

1010 = Reserved (do not use)

 $1001 = AV_{DD}$ 

 $1000 = A_{GND}$ 

0111 = Reserved (do not use)

0110 = Reserved (do not use)

0101 = Reserved (do not use)

0100 = Reserved (do not use)

0011 = Reserved (do not use)

0010 = Reserved (do not use) 0001 = CH1 (default)

0000 = CH0

Note 1: Selects the internal temperature sensor diode and forces a fixed current through it. For a correct temperature reading, the MUX[7:0] selection should be equal to 0xDE.

The codes, '1010/0111/0110/0101/0100/0011/0010', correspond to a floating input and should be avoided

#### 8.8 SCAN REGISTER

Name Bits Address Cof SCAN 24 0x7 R/W

#### REGISTER 8-8: SCAN: SCAN MODE SETTINGS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0
	DLY[2:0]		RESERVED	_
bit 23				bit 16

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OFFSET	VCM	AV <sub>DD</sub>	TEMP	RESERVED	RESERVED	RESERVED	SCAN_DIFF_CHA
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	SCAN_S	E_CH[1:0]	
bit 7					,			bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 23-21 DLY[2:0]: Delay Time (T<sub>DLY SCAN</sub>) Between Each Conversion During a Scan Cycle

111 = 512 \* DMCLK

110 = 256 \* DMCLK

101 = 128 \* DMCLK

100 = 64 \* DMCLK

011 = 32 \* DMCLK

010 = 16 \* DMCLK

001 = 8 \* DMCLK

000 = 0: No delay (default)

Bit 20 RESERVED: Must remain set to '0'

Bit 19-16 Unimplemented: Read as '0'

Bit 15-12 SCAN Channel Selection (see Table 5-15 for a complete description)

Bit 11-9 RESERVED: Must remain set to '000'

Bit 8 SCAN Channel Selection (see Table 5-15 for a complete description)

Bit 7-2 RESERVED: Must remain set to '000000'

Bit 1-0 SCAN Channel Selection (see Table 5-15 for a complete description)

#### 8.9 TIMER REGISTER

Name Bits Address Cof TIMER 24 0x8 R/W

#### REGISTER 8-9: TIMER: TIMER DELAY VALUE REGISTER

R/W-0	
TIMER[23:0]	
bit 23	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 23-0 **TIMER[23:0]**: Selection Bits for the Time Interval (T<sub>TIMER\_SCAN</sub>) Between Two Consecutive Scan Cycles (when CONV\_MODE[1:0] = 11):

0xFFFFFF: T<sub>TIMER\_SCAN</sub> = 16777215 \* DMCLK periods 0xFFFFFE: T<sub>TIMER\_SCAN</sub> = 16777214 \* DMCLK periods

•

 $\begin{array}{l} 0x000002: T_{TIMER\_SCAN} = 2 * DMCLK \ periods \\ 0x000001: T_{TIMER\_SCAN} = 1 * DMCLK \ periods \\ 0x000000: T_{TIMER\_SCAN} = 0 \ (No \ delay) - default \end{array}$ 

#### 8.10 OFFSETCAL REGISTER

Name Bits Address Cof OFFSETCAL 24 0x9 R/W

#### REGISTER 8-10: OFFSETCAL: OFFSET CALIBRATION REGISTER

	R/W-0	
	OFFSETCAL[23:0]	
bit 23		bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 23-0 OFFSETCAL[23:0]: Offset Error Digital Calibration Code (two's complement, MSb first coding)

See Sections 5.13 "Digital System Offset and Gain Calibrations".

#### 8.11 GAINCAL REGISTER

Name Bits Address Cof GAINCAL 24 0xA R/W

#### REGISTER 8-11: GAINCAL: GAIN CALIBRATION REGISTER

R/W-1	R/W-0	
	GAINCAL[23:0]	
bit 23		bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 23-0 GAINCAL[23:0]: Gain Error Digital Calibration Code (unsigned, MSb first coding)

The GAINCAL default value is 800000, which provides a gain of 1x. See Section 5.13 "Digital

System Offset and Gain Calibrations".

#### 8.12 RESERVED REGISTER

Name Bits Address Cof RESERVED 24 0xB R/W

#### **REGISTER 8-12: RESERVED REGISTER**

R/W-0x900000	
RESERVED[23:0]	
bit 23	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 23-0 **RESERVED[23:0]**: Must remain set to 0x900000

#### 8.13 RESERVED REGISTER

Name Bits Address Cof RESERVED 8 0xC R/W

#### REGISTER 8-13: RESERVED REGISTER

R/W-0x30
RESERVED[7:0]
bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 7-0 **RESERVED[7:0]:** Must remain set to 0x30

#### 8.14 LOCK REGISTER

Name Bits Address Cof LOCK 8 0xD R/W

#### REGISTER 8-14: LOCK: SPI WRITE MODE LOCKING PASSWORD VALUE REGISTER

R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
LOCK[7:0]							
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 7-0 LOCK[7:0]: Write Access Password Entry Code

0xA5 = Write access is allowed on the full register map. CRC on register map values is not calculated (CRCCFG[15:0] = 0x0000) – default.

Any code, except 0xA5 = Write access is not allowed on the full register map. Only the LOCK register is writable. CRC on register map is calculated continuously only when DMCLK is running.

#### 8.15 RESERVED REGISTER

Name Bits Address Cof RESERVED 16 0xE R/W

#### **REGISTER 8-15: RESERVED REGISTER**

R/W (0x000E)	
RESERVED[15:0]	
bit 15	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Bit 15-0 **RESERVED[15:0]:** Must remain set to 0x000E

#### 8.16 CRCCFG REGISTER

Name Bits Address Cof CRCCFG 16 0xF R

#### REGISTER 8-16: CRCCFG: CRC CONFIGURATION REGISTER

R-0	
CRCCFG[15:0]	
bit 15	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'


-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


Bit 15-0 CRCCFG[15:0]: CRC-16 Checksum Value

CRC-16 checksum is continuously calculated internally based on the register map configuration settings when the device is locked (LOCK[7:0]  $\neq$  0xA5).

#### 9.0 PACKAGING INFORMATION

#### 9.1 Package Marking Information<sup>(1)</sup>





Part Number	Code	SPI Device Address
MCP3565R-E/SFX	56R	01 <sup>(1)</sup>

Note 1: Denotes the device default SPI address option.

The device only responds to SPI commands if

CMD[7:6] match the SPI device address for each
command (see Section 6.2.2, Device Address

Bits (CMD[7:6])). Contact Microchip Sales
for other device address option ordering
procedures.

Assembled/Packaged Before: 9/15/2020	XXX NNN <sup>(1)</sup>
Assembled/Packaged After: 9/15/2020	XXXX YNNN <sup>(2)</sup>

Note 1: NNN is the alphanumeric traceability code.
2: <Y> is the last digit of the year (e.g., 0NNN for 2020) and NNN is the alphanumeric traceability

code.


Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

©3 Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (©3)
can be found on the outer packaging for this package.

**Note 1:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

#### 12-Lead Ultra Thin Plastic Quad Flat, No Lead Package (SFX) - 2x2 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-438A Sheet 1 of 2

#### 12-Lead Ultra Thin Plastic Quad Flat, No Lead Package (SFX) - 2x2 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER:	S
Dimension	MIN	NOM	MAX	
Number of Terminals	N	N 12		
Pitch	е		0.40 BSC	
Overall Height	Α	0.50	0.55	0.60
Standoff	A1	0.00 0.02 0.05		
Terminal Thickness	A3	0.152 REF		
Overall Length	D	2.00 BSC		
Exposed Pad Length	D2	0.82 0.92 1.02		
Overall Width	E	2.00 BSC		
Exposed Pad Width	E2	0.82 0.92 1.02		
Terminal Width	b	0.15 0.20 0.25		
Terminal Length	L	0.24	0.29	0.34
Terminal-to-Exposed-Pad	K	0.25		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-438A Sheet 2 of 2

#### 12-Lead Ultra Thin Plastic Quad Flat, No Lead Package (SFX) - 2x2 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.40 BSC		
Optional Center Pad Width	X2	1.00		
Optional Center Pad Length	Y2			1.00
Contact Pad Spacing	C1		2.10	
Contact Pad Spacing	C2		2.10	
Contact Pad Width (X12)	X1			0.20
Contact Pad Length (X12)	Y1			0.70
Contact Pad to Center Pad (X12)	G1	0.20		
Thermal Via Diameter	EV			0.30

#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2438A

#### APPENDIX A: REVISION HISTORY

#### Revision A (August 2020)

• Initial release of this document.

NOTES:



#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X <sup>(1)</sup> — X Tape and Tempel Reel Ran		Examples:  a) MCP3565R-E/SFX: Two-Channel ADC, Standard Packaging, Extended Temperature, 12-Lead UQFN
Device: Tape and Reel:	MCP3565R: Two Differential Channels, High-Precision 24-Bit Delta-Sigma ADC with SPI Device Address '01'  T = Tape and Reel Blank = Standard packaging (tube or tray)		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Temperature Range:	E = -40°C to +125°C (Extended)		2: Device SPI Address '01' is the default address option. Contact Microchip Sales for other device address option ordering procedure.
Package:	SFX = Ultra-Small, No Lead Package (UQFN), 2 mm x 2 mm x 0.55 mm, 12-Lead		

**NOTES:** 

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePiotra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6619-2



#### Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Tel: 317-536-2380 Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung

Tel: 886-7-213-7830 Taiwan - Taipei

Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe

Tel: 49-721-625370 **Germany - Munich** Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **Sweden - Gothenberg** 

Tel: 46-31-704-60-40 **Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820