Product Change Notification / SYST-24SCRB667

Date:

26-Nov-2020

Product Category:

8-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - PIC16(L)F15313/23 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-24SCRB667_Affected_CPN_11262020.pdf
SYST-24SCRB667_Affected_CPN_11262020.csv

Notification Text:

SYST-24SCRB667

Microchip has released a new Product Documents for the PIC16(L)F15313/23 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC16(L)F15313/23 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change:
This revision includes the following updates to Data Sheet Clarifications:
1) Added Table 37-1 and Module 1.5
2) Updated Table 2 and Module 1.4.
3) Other minor corrections.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 26 Nov 2020

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

PIC16(L)F15313/23 Family Silicon Errata and Data Sheet Clarification

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to change your PCN profile, including opt out, please go to the PCN home page select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC16F15313-E/P
PIC16F15313-E/RF
PIC16F15313-E/RFVAO
PIC16F15313-E/SN
PIC16F15313-E/SNVAO
PIC16F15313-I/P
PIC16F15313-I/RF
PIC16F15313-I/SN
PIC16F15313-I/SNC01
PIC16F15313-I/SNVAO
PIC16F15313T-E/RFVAO
PIC16F15313T-E/SN
PIC16F15313T-E/SNVAO
PIC16F15313T-I/RF
PIC16F15313T-I/SN
PIC16F15313T-I/SN020
PIC16F15313T-I/SN021
PIC16F15313T-I/SNC01
PIC16F15323-E/JQ
PIC16F15323-E/P
PIC16F15323-E/SL
PIC16F15323-E/SLVAO
PIC16F15323-E/ST
PIC16F15323-E/STVAO
PIC16F15323-I/JQ
PIC16F15323-I/JQVAO
PIC16F15323-I/P
PIC16F15323-I/SL
PIC16F15323-I/ST
PIC16F15323T-E/JQ
PIC16F15323T-E/ST
PIC16F15323T-E/ST022
PIC16F15323T-E/STV02
PIC16F15323T-E/STVAO
PIC16F15323T-I/JQ
PIC16F15323T-I/SL
PIC16F15323T-I/ST
PIC16LF15313-E/P
PIC16LF15313-E/RF
PIC16LF15313-E/SN
PIC16LF15313-I/P
PIC16LF15313-I/RF
PIC16LF15313-I/SN
PIC16LF15313T-E/RFVAO
PIC16LF15313T-I/RF
PIC16LF15313T-I/SN

PIC16LF15313T-I/SN023
PIC16LF15323-E/7NVAO
PIC16LF15323-E/JQ
PIC16LF15323-E/P
PIC16LF15323-E/SL
PIC16LF15323-E/ST
PIC16LF15323-I/JQ
PIC16LF15323-I/P
PIC16LF15323-I/SL
PIC16LF15323-I/ST
PIC16LF15323/SD02
PIC16LF15323T-E/7NV01
PIC16LF15323T-E/JQ
PIC16LF15323T-I/JQ
PIC16LF15323T-I/SL
PIC16LF15323T-I/ST

PIC16(L)F15313/23

PIC16(L)F15313/23 Family
Silicon Errata and Data Sheet Clarification

The PIC16(L)F15313/23 family devices that you have received conform functionally to the current Device Data Sheet (DS40001897**C**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC16(L)F15313/23 silicon.

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (**A4**).

Data Sheet clarifications and corrections start on page 6, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ( ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note:	If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F15313/23 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID(1)	Revision ID for Silicon Revision(2)		
		A2	A3	A4
PIC16F15313	30BEh	2002h	2003h	2004h
PIC16LF15313	30BFh	2002h	2003h	2004h
PIC16F15323	30C0h	2002h	2003h	2004h
PIC16LF15323	30C1h	2002h	2003h	2004h

Note 1: The Device IDs (DEVID and DEVREV) are located at addresses 8006h and 8005h, respectively. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the *"PIC16(L)F153XX Memory Programming Specification"* (DS40001838) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions		
				A2	A3	A4
Electrical Specifications	SMBus 2.0	1.1	The maximum V_{IL} level changes when V_{DD} is below 4.0V at 125°C.	X	—	—
	Fixed Voltage Reference (FVR) Accuracy	1.2	Fixed Voltage Reference (FVR) output tolerance may be higher than specified at temperatures below –20°C.	X	X	X
	Minimum VDD Specification	1.3	VDDMIN specifications are changed for LF devices only.	X	X	X
	ADC Offset Error	1.4	ADC Offset Error specification changed.	X	X	X
Comparator	Input Pin	2.1	Negative Input Pin on RA4 is not functional.	X	X	X
I/O Port	SMBus 2.0	3.1	SMBus 2.0 levels are not functional on the default I^2C function pins for SCL and SDA.	X	—	—
	I^2C Driver	3.2	I^2C levels are not functional on the default I^2C function pins for SCL and SDA.	X	—	—
Nonvolatile Memory (NVM)	WRERR Bit Operation	4.1	WRERR Bit Operation	X	X	—
Windowed Watchdog Timer (WWDT)	Window Operation	5.1	The Window feature of the WWDT does not operate correctly in DOZE mode.	X	X	—
Master Synchronous Serial Port (MSSP)	SPI Slave Mode	6.1	SSPBUF may become corrupted.	X	X	—
Digital-to-Analog (DAC)	Debug Mode	7.1	FVR as the Positive Voltage Source is not functional in Debug mode.	X	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A4**).

1. Module: Electrical Specifications

1.1 SMBus 2.0 VIL Level

At 125°C when the VDD voltage level supplied to the device is 4.0V and above, the maximum SMBus 2.0 voltage level for the VIL parameter is 0.8V. When VDD drops below 4.0V, the maximum SMBus voltage level for VIL drops to 0.7V. This issue applies to extended temperature devices only.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X							

1.2 Fixed Voltage Reference (FVR) Accuracy

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings, (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X	X	X					

1.3 Minimum VDD Specifications

VDDMIN at -40°C and +25°C = 2.3V. (See T**able 37-1: Supply Voltage** on page 5 for reference.)

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X	X	X					

1.4 ADC Offset Error

Table containing the Offset Error specification (AD04: EOFF) for the Digital-to-Analog Converter is modified. The updated value for Offset Error specification is +/-3.0 LSb.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X	X	X					

2. Module: Comparator

2.1 Input Pin

The negative input pin for the C1 Comparator, on RA4, is not functional on the PIC16(L)F15313 devices.

Work around

Use another negative input pin for the C1 comparator.

Affected Silicon Revisions

A2	A3	A4					
X							

3. Module: I/O Port

3.1 SMBus 2.0

The SMBus 2.0 signal levels are not available on the default I^2C function pins on PORTA for SCL and SDA on the PIC16(L)F15313. Standard ST and TTL levels are still available for these pins, which are configurable through the INLVLA register settings.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X							

3.2 I^2C Drivers

The I^2C signal levels are not available on the default I^2C function pins on PORTA for SCL and SDA on the PIC16(L)F15313. Standard ST and TTL levels are still available for these pins, which are configurable through the INLVLA register settings.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X							

4. Module: Nonvolatile Memory (NVM)

4.1 WRERR Bit Operation

When a Reset is issued while an NVM high-voltage operation is in progress, the WRERR bit in the NVMCON1 register is set as expected. After clearing the WRERR bit, if a Reset reoccurs, the WRERR bit is set again, regardless of whether an NVM operation is in progress or not. A successful write operation will clear the WRERR condition.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X	X						

5. Module: Windowed Watchdog Timer (WWDT)

5.1 Window feature of the WWDT does not operate correctly in DOZE mode

When the Windowed mode of operation is enabled in DOZE mode, a window violation error is issued even though the window is open and has been armed. This condition occurs only when the window size is set to a value other than 100% open.

Work around

Method 1

Use the Windowed mode of operation in any other mode than DOZE. If disabling the DOZE mode is not an option, use the WWDT module without the window being enabled.

Method 2

If the device is in DOZE mode, perform the arming process for the window in NORMAL mode, and return to the DOZE mode.

Method 3

If there is an ISR in the application code, the arming within the window can be done inside the ISR with the ROI bit of the CPUDOZE register being set.

Affected Silicon Revisions

A2	A3	A4					
X	X						

6. Module: Master Synchronous Serial Port (MSSP)

6.1 SSPBUF may become corrupted

When operating in SPI Slave mode, if the incoming SCK clock signal arrives during any of the conditions below, the SSPBUF transmit shift register may become corrupted. The transmitted slave byte cannot be ensured to be correct, and the state of the WCOL bit may or may not indicate a write collision.

These conditions include:

- A write to an SFR
- A write to RAM following an SFR read
- A write to RAM prior to an SFR read

Work around

Method 1 (Interrupt based using $\overline{SS}$): Connect the SS line to both the SS input and either an INT or IOC input pin.

1. Enable INT or IOC interrupts (interrupt on falling edge if available, otherwise check that $\overline{SS}$ == 0 when the interrupt occurs).

2. Load SSPBUF with the data to be transmitted.

3. Continue program execution.

4. When the Interrupt Service Routine (ISR) is invoked, do either of the following:

a. Add a delay that ensures the first SCK clock will be complete, or

b. Poll SSPSTAT.BF (while (BF == 0)) and wait for the transmission/reception to complete.

Once either of these are complete, it is safe to return to program execution.

Method 2 (Bit polling based using $\overline{SS}$):

1. Load SSPBUF with the data to be transmitted.

2. Poll the $\overline{SS}$ line and wait for the $\overline{SS}$ to go active ($\overline{SS}$(!PORTx.$\overline{SS}$ == 0)).

3. When $\overline{SS}$ is active ($\overline{SS}$ == 0), do either of the following:

a. Add a delay that ensures the first SCK clock will be complete, or

b. Poll SSPSTAT.BF (while (BF == 0)), and wait for the transmission/reception to complete.

Once one of these two methods are complete, it is safe to return to program execution.

Method 3 ($\overline{SS}$ not available):

1. Load SSPBUF with the data to be transmitted.

2. Poll SSPSTAT.BF (while (BF == 0)), and wait for the transmission/reception to complete.

Affected Silicon Revisions

A2	A3	A4					
X	X						

7. Module: Digital-to-Analog (DAC)

7.1 FVR as the positive voltage source in Debug mode

When using the DAC module while in Debug mode, and selecting the FVR as the positive voltage source, DAC1PSS = 10, the DAC is not functional and unexpected results can be seen on the output.

Work around

None.

Affected Silicon Revisions

A2	A3	A4					
X	X	X					

TABLE 37-1: SUPPLY VOLTAGE

PIC16LF15313/23			Standard Operating Conditions (Unless Otherwise Stated)				
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
D002	V_{DD}		1.8	—	3.6	V	$F_{OSC} \leq 16$ MHz, $+25°C < T_A \leq +125°C$
D002	V_{DD}		2.3 2.5	— —	3.6 3.6	V V	$F_{OSC} \leq 16$ MHz, $-40°C \leq T_A \leq +25°C$ $F_{OSC} > 16$ MHz

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001897**C**):

Note:	Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Electrical Specifications

1.1 Table 37-14: Comparator Specifications

The max. for Parameter CM01 is incorrect. The correct spec. number is ±60 as shown below.

TABLE 37-14: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)
V_{DD} = 3.0V, T_A = 25°C

Param. No.	Sym.	Characteristics	Min.	Typ.	Max.	Units	Comments
CM01	V_{IOFF}	Input Offset Voltage	—	—	**±60**	mV	$V_{ICM} = V_{DD}/2$
CM02	V_{ICM}	Input Common Mode Range	GND	—	V_{DD}	V	
CM03	CMRR	Common Mode Input Rejection Ratio	—	50	—	dB	
CM04	V_{HYST}	Comparator Hysteresis	15	25	35	mV	
CM05	T_{RESP}(1)	Response Time, Rising Edge	—	300	600	ns	
		Response Time, Falling Edge	—	220	500	ns	
CMOS6	T_{MCV2VO}(2)	Mode Change to Valid Output	—	—	10	µs	

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at $V_{DD}/2$, while the other input transitions from V_{SS} to V_{DD}.

2: A mode change includes changing any of the control register values, including module enable.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev D Document (11/2020)

Added Table 37-1 and Module 1.5; Updated Table 2 and Module 1.4. Other minor corrections.

Rev C Document (01/2019)

Added Affected Silicon Revision A4. Added Modules 1.4, 4, 5, 6, and 7. Other minor corrections.

Data Sheet Clarifications:

Added Module 1: Electrical Specifications; Correction to Table 37-14.

Rev B Document (8/2017)

Added Affected Silicon Revision A3. Other minor corrections.

Rev A Document (4/2017)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

ISBN: 978-1-5224-7086-1

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820