

The HF920B is a flyback regulator with a monolithic, 900V MOSFET. The HF920B is an enhanced version of the HF920 with EMI optimization. It provides excellent power regulation with very few external components for AC/DC applications that require high reliability, such as smart meters, large appliances, industrial controls, and products powered by AC grids.
The HF920B uses peak current control mode to provide excellent transient response and easy loop compensation. When the output power falls below a given level, the regulator enters burst mode. The IC is also optimized to achieve very low power consumption during standby conditions.

MPS's proprietary, 900 V , monolithic process enables over-temperature protection (OTP) on the same silicon as the 900 V power MOSFET, offering the most precise thermal protection. The HF920B also offers a full suite of protection features, such as VCC under-voltage lockout (UVLO), overload protection (OLP), over-voltage protection (OVP), and short-circuit protection (SCP).
The HF920B is designed to minimize EMI for power line communications (PLC) in home and building automation applications. The operating frequency is programmed externally with a single resistor, so the power supply's radiated energy can block interference to the PLC. In addition to the programmable frequency, the HF920B employs frequency jittering that greatly reduces the noise level and EMI filter costs.

Frequency doubling mode can be enabled through a simple external set-up. With this special operation mode, the switching frequency is doubled when the converter runs into an overpower condition. In this way, the converter is able to handle up to a $50 \%$ decrease of the transformer inductance caused by external magnetizing interference.

The HF920B is available in SOIC8-7A and SOIC14-11 packages, and the maximum output power is listed in Table 1 respectively.

## FEATURES

- Monolithic $900 \mathrm{~V} / 15 \Omega$ MOSFET and HighVoltage Current Source
- Programmable Switching Frequency, Up to 150 kHz
- Current Mode Control Scheme
- Frequency Jittering
- Low Standby Power Consumption via Active Burst Mode
- <30mW No-Load Consumption
- Frequency Doubling Mode
- Internal Leading-Edge Blanking (LEB)
- Built-In Soft Start (SS)
- Internal Slope Compensation
- External Input PRO Pin Protection with Hysteresis and Auto-Restart Recovery
- Over-Temperature Protection (OTP)
- VCC Under-Voltage Lockout (UVLO) with Hysteresis
- Over-Voltage Protection (OVP) on VCC
- Time-Based Overload Protection (OLP)
- Short-Circuit Protection (SCP)
- Available in SOIC8-7A and SOIC14-11 Packages


## APPLICATIONS

- E-Meters
- Industrial Controls
- Large Appliances

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

Table 1: Maximum Output Power

| Package | P $_{\text {MAX }}(W)$ |  |
| :---: | :---: | :---: |
|  | $85 \mathrm{~V}_{\text {AC }}$ to $420 \mathrm{~V}_{\mathrm{AC}}$ | $230 \mathrm{~V}_{\mathrm{AC}} \pm 15 \%$ |
| SOIC8-7A | 6.5 | 9.5 |
| SOIC14-11 | 7 | 10 |

Table 1 Notes:

- The maximum output power is limited by junction temperature.
- The test is done at $\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$. The test board is placed into a box about $20 \mathrm{~cm} \times 15 \mathrm{~cm} \times 10 \mathrm{~cm}$.
- To reduce $\mathrm{V}_{\mathrm{DS}}$, set the turns ratio to 5 .
- Single output, $\mathrm{V}_{\text {OUt }}=12.5 \mathrm{~V}$.
- GND of the SOIC8-7A package is connected to a $3 \mathrm{~cm}^{2}$ copper area with exposed copper strips. GND of the SOIC14-11 package is connected to a $2.5 \mathrm{~cm}^{2}$ copper area.
- The working mode when under the minimum input voltage is set to BCM.

TYPICAL APPLICATION


ORDERING INFORMATION

| Part Number | Package | Top Marking | MSL Rating |
| :---: | :---: | :---: | :---: |
| HF920BGSE* $_{\text {HF920BGS** }}$ SOIC8-7A | See Below | 2 |  |
| HF920 | SOIC14-11 |  |  |

* For Tape \& Reel, add suffix -Z (e.g. HF920BGSE-Z).
** For Tape \& Reel, add suffix -Z (e.g. HF920BGS-Z).
TOP MARKING (HF920BGSE)
HF920B


## LLLLLLLL

MPSYWW

HF920B: Part number
LLLLLLLL: Lot number MPS: MPS prefix
Y: Year code
WW: Week code

## TOP MARKING (HF920BGS)

MPSYYWW
HF920B

## LLLLLLLLL

MPS: MPS prefix
YY: Year code
WW: Week code
HF920B: Part number
LLLLLLLLL: Lot number

## PACKAGE REFERENCE

| TOP VIEW |  | TOP VIEW |  |
| :---: | :---: | :---: | :---: |
|  |  | GND 1 | 14 D |
| VCC 1 | 8 D | GND 2 | ${ }^{13} \mathrm{NC}$ |
| FSET 2 |  | VCC 3 |  |
|  |  | FSET 4 |  |
| PRO $\sqrt[3]{3}$ | 6 S | PRO 5 |  |
| FB 4 | 5 GND | FB 6 | 9 s |
|  |  | GND 7 | 8 GND |
| SOIC8-7A |  | SOIC14-11 |  |

## PIN FUNCTIONS

| Pin \# |  | Name | Description |
| :---: | :---: | :---: | :--- |
| SOIC8-7A | SOIC14-11 | VCC | IC power supply. Connect an electrolytic capacitor and a small ceramic <br> decoupling capacitor to VCC. |
| 1 | 3 | FSET | Switching frequency setting. Connect a resistor from FSET to GND to set <br> the switching frequency, which can be up to 150kHz. FSET is also used for <br> enabling frequency doubling mode by placing a typical 1nF capacitor in parallee <br> with the frequency-setting resistor. |
| 2 | 4 | PRO | External protection. When pulled up, PRO shuts down the IC with a <br> hysteresis. |
| 3 | 5 | FB | Feedback. The output voltage is regulated according to the feedback signal <br> on FB. OLP detection and burst mode control are also performed on FB. |
| 4 | 6 | GND | IC ground. |
| 5 | $1,2,7,8$ | S | Source of the internal MOSFET. S is the input for the primary current-sense <br> signal. |
| 6 | 9 | NC | No connection. <br> -$\quad 13$ |
| 8 | 14 | D | Drain of the internal MOSFET. D is the input for the start-up high-voltage <br> current source. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

D ................................................-0.3V to +900V
$\mathrm{V}_{\mathrm{Cc}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3 \mathrm{~V}$ to +30 V
All other pins ................................-0.3V to +6.5 V
Continuous power dissipation $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)^{(2)}$
SOIC8-7A .................................................. 1.3W
SOIC14-11 ............................................... 1.78W
Junction temperature ................................ $150^{\circ} \mathrm{C}$
Lead temperature ..................................... $260^{\circ} \mathrm{C}$
Storage temperature ................ $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## ESD Rating

Human body model (HBM) ........................ $\pm 2 \mathrm{kV}$
Charged device model (CDM)....................さ2kV

## Recommended Operation Conditions ${ }^{(3)}$

VCC to GND ..................................... 10 V to 24 V
Operating junction temp $\left(\mathrm{T}_{\mathrm{J}}\right) \ldots . .40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Thermal Resistance ${ }^{(4)} \quad \theta_{\mathrm{JA}} \quad \theta_{\mathrm{Jc}}$
SOIC8-7A
96...... 45
${ }^{\circ} \mathrm{C} / \mathrm{W}$
SOIC14-11............................. 70...... 35 .... ${ }^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{J}(M A X)$, the junction-toambient thermal resistance $\theta_{\mathrm{JA}}$, and the ambient temperature $\mathrm{T}_{\mathrm{A}}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{D}(M A X)=\left(T_{J}\right.$ $\left.(\mathrm{MAX})-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, min and max values are guaranteed by characterization, typical values are tested under $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-Up Current Source and Internal MOSFET (D Pin) |  |  |  |  |  |  |  |
| Supply current from drain | ICharge | $\mathrm{VCC}=\mathrm{V}$ ССН $-0.1 \mathrm{~V}, \mathrm{~V}=400 \mathrm{~V}$ |  | 1 | 2 | 3 | mA |
| Leakage current from drain | ILEAK | $\mathrm{V}_{\mathrm{D}}=400 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{D}}=400 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  |  |  | 10 |  |
| Breakdown voltage | $\mathrm{V}_{\text {(BR) }{ }^{\text {dss }} \text { S }}$ |  |  | 900 |  |  | V |
| On-state resistance | RDs(on) | $\begin{aligned} & V_{\mathrm{Cc}}=10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 15 | 18 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  | 25 | 29 | $\Omega$ |
| Supply Voltage Management (VCC Pin) |  |  |  |  |  |  |  |
| VCC upper level at which the IC switch turns on | $\mathrm{V}_{\text {cch }}$ |  |  | 12 | 13 | 14 | V |
| VCC lower level at which the IC switch turns off | V ccl |  |  | 8.4 | 9 | 9.6 | V |
| VCC hysteresis | Vcc_hYs |  |  | 3 | 4 | 5 | V |
| VCC OVP level | Vovp |  |  | 24.4 | 25.5 | 26.5 | V |
| VCC OVP delay time | tovp |  |  |  | 70 |  | $\mu \mathrm{s}$ |
| VCC recharge level after protections | VCcr |  |  | 4.8 | 5.5 | 6.2 | V |
| Quiescent current during protections | Ipro | $\mathrm{VCC}=\mathrm{V}_{\text {ccl }}$ |  |  |  | 300 | $\mu \mathrm{A}$ |
| Quiescent current | 10 | $\mathrm{VCC}=\mathrm{V}_{\mathrm{CCH}}$ | 1V |  | 200 | 300 | $\mu \mathrm{A}$ |
| Operating current | Icc | $\mathrm{VCC}=13 \mathrm{~V}, \mathrm{fsw}=100 \mathrm{kHz}$ |  |  | 510 | 610 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VCC}=13 \mathrm{~V}, \mathrm{FB}=0 \mathrm{~V}$ |  |  | 300 | 400 | $\mu \mathrm{A}$ |
| Feedback Management (FB Pin) |  |  |  |  |  |  |  |
| Internal pull-up resistor | RFB | Normal operating |  |  | 39 |  | $\mathrm{k} \Omega$ |
| Internal pull-up voltage | Vup |  |  | 4.1 | 4.4 | 4.7 | V |
| FB to current-set-point division ratio | Koiv |  |  |  | 3.4 | 3.7 |  |
| Internal soft-start time | tss |  |  |  | 6.7 |  | ms |
| FB decreasing level at which the regulator enters burst mode | Vburl |  |  | 0.4 | 0.5 | 0.6 | V |
| FB increasing level at which the regulator exits burst mode | Vburh |  |  | 0.6 | 0.7 | 0.8 | V |
| Overload set point | Volp |  |  | 3.3 | 3.65 | 4 | V |
| Overload counter |  |  |  |  | 8192 |  |  |
| Threshold for frequency to recover | $V_{\text {FR }}$ | $\mathrm{CFSET}^{\text {a }}$ 1 nF |  | 2.85 | 3 | 3.15 | V |
| Frequency-doubling entry/ recovery counter |  | $\mathrm{CFSSEt}^{\text {a }} 1 \mathrm{nF}$ |  |  | 31 |  |  |
| Frequency Setting (FSET P |  |  |  |  |  |  |  |
| FSET reference voltage | $V_{\text {FSET }}$ |  |  | 1.18 | 1.25 | 1.32 | V |
| Frequency spectrum jittering range, in percentage of $f s w$ | Ruittering |  |  |  | $\pm 3.5$ |  | \% |
|  |  | RFSET $=200 \mathrm{k}$ |  | 43 | 49 | 55 |  |
| Typical operating frequency | fsw | $\begin{aligned} & \mathrm{R}_{\text {FSET }}=200 \mathrm{~K} \\ & \mathrm{~V}_{\text {FB }}=3.5 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\text {FSET }}=1 \mathrm{nF},$ | 87 | 99 | 111 | kHz |
| Maximum switching duty | Dmax |  |  | 79 | 83 | 87 | \% |

## ELECTRICAL CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, min and max values are guaranteed by characterization, typical values are tested under $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current-Sense Management (S Pin) |  |  |  |  |  |  |
| Leading-edge blanking for current sensor | tLeB1 |  |  | 385 |  | ns |
| Leading-edge blanking for SCP | tLebr |  |  | 350 |  | ns |
| Maximum current set point | $V_{\text {CSL }}$ |  | 0.91 | 0.97 | 1.02 | V |
| Short-circuit protection set point | Vscp |  | 1.43 | 1.5 | 1.57 | V |
| Slope compensation ramp | SRamp | $\mathrm{R}_{\text {FSET }}=200 \mathrm{k} \Omega$ |  | 21 |  | $\mathrm{mV} / \mu \mathrm{s}$ |
| Protection Management (PRO Pin) |  |  |  |  |  |  |
| Protection voltage | VPro |  | 2.92 | 3.1 | 3.32 | V |
| Protection hysteresis | $\mathrm{V}_{\text {PRO-HYS }}$ |  |  | 0.2 |  | V |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal shutdown threshold (5) |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown recovery hysteresis ${ }^{(5)}$ |  |  |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |

## Note:

5) Guaranteed by design.

## TYPICAL CHARACTERISTICS

$I_{\text {charge }} @ \mathrm{~V}_{\mathrm{D}}=400 \mathrm{~V}$ vs. Temperature

$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Temperature


Kdiv vs. Temperature


$\mathrm{V}_{\text {CSL }}$ vs. Temperature


Volp vs. Temperature


## TYPICAL CHARACTERISTICS (continued)



## TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested with the evaluation board in the Design Example section on page 18. $\mathrm{V}_{\text {IN }}=230 \mathrm{~V}, \mathrm{~V}_{\text {out } 1}=13.5 \mathrm{~V}$, $\mathrm{I}_{\text {out } 1}=300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT } 2}=8 \mathrm{~V}$, $\mathrm{I}_{\text {oUT } 2}=50 \mathrm{~mA}, \mathrm{~V}_{\text {oUt } 3}=8 \mathrm{~V}$, $\mathrm{I}_{\text {out } 3}=50 \mathrm{~mA}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested with the evaluation board in the Design Example section on
 $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested with the evaluation board in the Design Example section on
 $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## Note:

6) No-load consumption is tested with OUT2 and OUT3 open.

FUNCTIONAL BLOCK DIAGRAM


Figure 1: Internal Functional Block Diagram

## OPERATION

The HF920B incorporates all of the necessary features required by a reliable switch-mode power supply. The proprietary, 900 V , monolithic integration enables a highly integrated power supply solution. The HF920B uses burst mode to minimize standby power consumption at lightload. To improve EMI performance, the HF920B uses frequency jittering and implements an optimized method of electromagnetic compatibility (EMC).
Protection features such as auto-recovery for overload protection (OLP), short-circuit protection (SCP), over-voltage protection (OVP), and thermal shutdown for over-temperature protection (OTP) contribute to a safer converter design with minimal external components.

## Pulse-Width Modulation (PWM) Operation

The HF920B employs peak current control mode. On the secondary side, the output voltage is regulated by the compensation network, and the compensation output is fed back to the primary side as an input signal to FB through an optocoupler. The FB voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) controls the peak current on the primary-side winding of the flyback transformer based on the currentsensing on S. The integrated 900V MOSFET turns on at the beginning of each cycle based on the internal oscillator, and turns off based on the peak current control.

## Start-Up and VCC UVLO

Initially, the IC is driven by the internal current source drawn from the high-voltage D pin. The IC begins switching, and the internal highvoltage current source turns off once the VCC voltage ( $\mathrm{V}_{\mathrm{Cc}}$ ) reaches its upper threshold $\left(\mathrm{V}_{\mathrm{Cch}}\right)$. Then the IC supply is taken over by the auxiliary winding of the transformer. Whenever $\mathrm{V}_{\mathrm{cc}}$ falls below its lower threshold ( $\mathrm{V}_{\mathrm{CLL}}$ ), the regulator stops switching, and the internal high-voltage current source turns on again (see Figure 2).
The lower VCC under-voltage lockout (UVLO) threshold decreases from $\mathrm{V}_{\mathrm{CCL}}$ to $\mathrm{V}_{\mathrm{CCR}}$ when a fault condition (such as SCP, OLP, OVP, or OTP) occurs.


Figure 2: VCC Start-Up

## Soft Start (SS)

The HF920B implements an internal soft-start circuit to reduce stress on the primary-side MOSFET and secondary diode, and to smoothly establish the output voltage during start-up. The internal soft-start circuit increases the threshold of the peak current comparator gradually from the minimal level until the feedback control loop takes over. The maximum soft-start time is tss. Within the soft-start duration, the switching frequency also increases progressively from 20\% to $100 \%$ of the programmed switching frequency.

## Switching Frequency (fsw)

The switching frequency ( $\mathrm{f}_{\mathrm{sw}}$ ) can be set by a resistor between FSET and GND. The oscillator frequency can be calculated with Equation (1):

$$
\begin{equation*}
\mathrm{f}_{\mathrm{Sw}}=\frac{1}{523 \times 10^{-9}+123.4 \times 10^{-12} \times \frac{R_{\text {FSET }}}{V_{\text {FST }}}} \mathrm{Hz} \tag{1}
\end{equation*}
$$

Where $\mathrm{V}_{\text {FSET }}$ is the internal reference voltage on FSET.

## Frequency Jittering

The HF920B provides a frequency jittering function, which simplifies the input EMI filter design and decreases system cost. The HF920B has optimized frequency jittering with a $\pm 3.5 \%$ frequency deviation range and a $256 \mathrm{~T}_{\text {s }}$ carrier cycle that improves EMI by spreading the energy dissipation over the frequency range.

## Frequency Doubling

Connect a 1 nF capacitor to FSET to enable frequency doubling. The switching frequency is doubled when the converter enters an over-
power condition ( $\mathrm{V}_{\mathrm{FB}}$ rises to $\mathrm{V}_{\text {oLP }}$ ). This way, the converter is able to handle up to a $50 \%$ decrease in the transformer inductance caused by external magnetizing interference.

## Peak Current Limit

The primary peak current is sensed by a sensing resistor between S and GND. When the sum of the sense resistor voltage and the slope compensation voltage reaches the peak current limit ( $\mathrm{V}_{\mathrm{CS}}$ ), the MOSFET turns off.

The peak current limit is set by $\mathrm{V}_{\mathrm{FB}}$, as $\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{FB}}$ / K Kiv, for all normal operations. The maximum value of the peak current limit is limited to $\mathrm{V}_{\text {CSL }}$ internally. This way, the output power is always limited to prevent excessive stress on the power supply.

## Burst Operation

The HF920B implements burst mode during noload and light-load conditions. Burst mode enables and disables the switching pulse of the MOSFET alternately to reduce switching loss. This helps minimize standby power consumption so the device can achieve high light-load efficiency.

As the load decreases, $\mathrm{V}_{\text {FB }}$ decreases. The IC stops switching when $\mathrm{V}_{\text {FB }}$ drops below $\mathrm{V}_{\text {burl. }}$. As the converter stops and the output voltage drops, $V_{\text {FB }}$ rises again due to the negative feedback control loop. Once $\mathrm{V}_{\text {fb }}$ goes over $\mathrm{V}_{\text {burh, }}$, the switching pulse resumes. If the load condition remains the same, $\mathrm{V}_{\mathrm{FB}}$ decreases and the entire process is repeated.

Figure 3 shows the HF920B's operation in burst mode.


Figure 3: Burst Mode

## Over-Voltage Protection (OVP)

The HF920B shuts down using over-voltage protection (OVP) when $\mathrm{V}_{\text {cc }}$ exceeds $\mathrm{V}_{\text {ovp }}$ for tovp. In a flyback application, the auxiliary winding output voltage is proportional to the output voltage, so OVP protects the circuit from overstress during an output over-voltage condition. The HF920B restarts automatically after $\mathrm{V}_{\mathrm{cc}}$ drops to $\mathrm{V}_{\text {ccr }}$. Once the fault disappears, the regulator resumes normal operation.

## Overload Protection (OLP)

The HF920B shuts down when OLP is triggered. The OLP fault occurs when $\mathrm{V}_{\mathrm{FB}}$ is pulled up to Volp for 8192 switching cycles. The HF920B restarts automatically when $\mathrm{V}_{\mathrm{cc}}$ drops to $\mathrm{V}_{\mathrm{ccR}}$. When the fault disappears, the power supply resumes operation.
If frequency doubling is enabled, the HF920B doubles the switching frequency when $\mathrm{V}_{\mathrm{FB}}$ rises to the OLP point.

## Short-Circuit Protection (SCP)

The HF920B shuts down when the $S$ voltage exceeds $V_{\text {ScP }}$, which indicates a short circuit. The HF920B enters short-circuit protection (SCP) to prevent any thermal or stress damage. The HF920B restarts automatically when $\mathrm{V}_{\mathrm{cc}}$ drops to $\mathrm{V}_{\text {ccr }}$. Once the fault disappears, the power supply resumes normal operation.

## Thermal Shutdown (OTP)

When the junction temperature of the IC exceeds $150^{\circ} \mathrm{C}$, over-temperature protection (OTP) is activated, and the main power MOSFET stops switching to protect the HF920B from thermal damage. During the protection period, the regulator is latched off.

VCC is discharged to $\mathrm{V}_{\text {CCR }}$ and recharged to $\mathrm{V}_{\text {ссн }}$ by the internal high-voltage current source. Once the junction temperature drop exceeds the thermal shutdown recovery hysteresis, the HF920B resumes normal operation.

## PRO

PRO provides external protection. The HF920B shuts down when the PRO voltage exceeds Vpro, and resumes normal operation once the fault disappears. PRO protection can be used for input OVP or any other protections (e.g. input UVP, OTP for key components, etc.).

## Leading-Edge Blanking (LEB)

The HF920B implements a leading-edge blanking (LEB) unit to prevent the MOSFET from turning off prematurely due to its high turn-on current spike. During the blanking time, the current-sensing signal on S is blocked.

The LEB unit contains two LEB times. The current sensor LEB inhibits the current limitation comparator for $t_{\text {LEB1 }}$, and the SCP LEB inhibits the SCP current comparator for $\mathrm{t}_{\text {Lebr2. }}$. Figure 4 shows the primary current-sense waveform and the LEB.


Figure 4: Leading-Edge Blanking

## APPLICATION INFORMATION

## Selecting the Input Capacitor

The input bulk capacitor filters the rectified AC input voltage and holds the bus voltage for the converter. Figure 5 shows the typical DC bus voltage waveform for a full-bridge rectifier.


Figure 5: Input Voltage Waveform
When a full-bridge rectifier is used, the input capacitor is typically set at $2 \mu \mathrm{~F} / \mathrm{W}$ for the universal input condition ( $85 \mathrm{~V}_{\mathrm{AC}}$ to $265 \mathrm{~V}_{\mathrm{AC}}$ ). For high-voltage input applications ( $>185 \mathrm{~V}_{\mathrm{AC}}$ ), cut the capacitor values in half. Very low DC input voltages can cause thermal problems under heavy-load conditions. It is recommended for the minimum DC voltage to be above 70V. Estimate the minimum $D C$ voltage with the following procedure:

First, estimate the input power ( $\mathrm{P}_{\mathrm{in}}$ ) with Equation (2):

$$
\begin{equation*}
\mathrm{P}_{\mathrm{IN}}=\frac{\mathrm{V}_{0} \times \mathrm{I}_{0}}{\eta} \tag{2}
\end{equation*}
$$

Where $\mathrm{V}_{0}$ is the output voltage, $\mathrm{I}_{0}$ is the rated output current, and $\eta$ is the estimated efficiency. Generally, $\eta$ is between 0.75 and 0.85 depending on the input range and output application.
Then, the linear part of the DC input voltage ( $V_{D C}$ ) can be calculated with Equation (3):

$$
\begin{equation*}
\mathrm{V}_{\mathrm{DC}}(\mathrm{t})=\sqrt{\mathrm{V}_{\mathrm{AC}(\text { PEAK })}{ }^{2}-\frac{2 \times \mathrm{P}_{\mathrm{IN}}}{\mathrm{C}_{\mathrm{IN}}} \times \mathrm{t}} \tag{3}
\end{equation*}
$$

At t1, the DC bus voltage reaches its minimum value, and the AC input starts charging the input capacitor. t1 can be calculated with Equation (4):

$$
\begin{equation*}
\mathrm{V}_{\mathrm{DC}}(\mathrm{t} 1)=\mathrm{V}_{\mathrm{AC}}(\mathrm{t} 1) \tag{4}
\end{equation*}
$$

$V_{D C(M I N)}$ can then be calculated with $t 1$ and Equation (4). A larger input capacitor should be used if the estimated $\mathrm{V}_{\mathrm{DC}}(\mathrm{MIN})$ is too low.
As a 900 V offline regulator, the HF920B is ideal for very high-voltage input applications, which means a very high bus voltage is beyond the rated voltage of normal high-voltage electrolytic capacitors. To meet the high bus voltage requirement, stack the capacitors (see Figure 6).


Figure 6: Stacked Input Capacitor Circuit
The same type of capacitors should be chosen for C1 and C2 to balance their voltages. Each capacitor endures half of the bus voltage, but due to the capacitance distribution (typically $\pm 20 \%$ for electrolytic capacitors), their voltage varies in mass production. In this case, R1 through R4 should be used as the voltage-balancing resistors.

To balance the voltage on C 1 and $\mathrm{C} 2, \mathrm{R} 1$ through R4 should have the same value. R1-R4 should each have a 1206 package size to meet the voltage rating requirement. The R1-R4 values should also be large enough for energy savings. For example, the total value of R1-R4 is $20 \mathrm{M} \Omega$, which consumes about 18 mW at a $600 V_{D C}$ bus voltage.

## Voltage Stress on the Primary MOSFET

Typically, the maximum voltage stress on the primary MOSFET is designed to be less than $90 \%$ of its breakdown voltage for reliable operation.

The maximum voltage stress occurs when the primary MOSFET turns off, and can be calculated with Equation (5):

$$
\begin{equation*}
V_{D S(\text { MAX })}=V_{\text {BUS(MAX) }}+N\left(V_{O}+V_{F}\right)+V_{\text {SPIKE }} \tag{5}
\end{equation*}
$$

Where $\mathrm{V}_{\mathrm{F}}$ is the rectifier diode's forward voltage, $\mathrm{V}_{0}$ is the output voltage, N is the primary-tosecondary turns ratio, and $\mathrm{V}_{\text {SPIIE }}$ is the voltage spike caused by the transformer's primary leakage inductance.

According to Equation (5), voltage stress can be reduced either by choosing a small N or $\mathrm{V}_{\text {SPIKE }}$. However, a small N leads to larger secondary stress, which means a tradeoff must be made. A small $V_{\text {SPIKE }}$ requires a strong snubber to suppress the voltage spike.

The input circuit should be designed to guarantee a proper $\mathrm{V}_{\text {bus(max) }}$ (i.e. using suppression components to protect it from surge).

## Primary-Side Inductor Design ( $\mathrm{L}_{\mathrm{M}}$ )

Typically, the converter is designed to operate in continuous conduction mode (CCM) under a low input voltage for universal input applications. With a built-in slope compensation function, the HF920B supports stable CCM control when the duty cycle exceeds $50 \%$.

Set the ratio ( $\mathrm{K}_{\mathrm{P}}$ ) of the primary inductor ripple current amplitude vs. the peak current value to 0 $<K_{p} \leq 1$, where a smaller $K_{p}$ means a deeper CCM, and $K_{P}=1$ stands for boundary conduction mode (BCM) and discontinuous conduction mode (DCM). Figure 7 shows the relevant waveforms. A larger primary inductance leads to a smaller $K_{P}$, which reduces the RMS current but increases the transformer size. For most HF920B applications, an optimal $\mathrm{K}_{\mathrm{p}}$ value is between 0.8 and 1 , considering the wide input range.


Figure 7: Typical Primary Current Waveform
For CCM at a minimum input, the converter duty cycle can be calculated with Equation (6):

$$
\begin{equation*}
D=\frac{\left(V_{O}+V_{F}\right) \times N}{\left(V_{O}+V_{F}\right) \times N+V_{D C(M I N)}} \tag{6}
\end{equation*}
$$

Where $V_{F}$ is the secondary diode's forward voltage, and N is the transformer turns ratio.
The MOSFET turn-on time can be calculated with Equation (7):

$$
\begin{equation*}
\mathrm{t}_{\mathrm{oN}}=\frac{\mathrm{D}}{\mathrm{f}_{\mathrm{sw}}} \tag{7}
\end{equation*}
$$

Where $f_{s w}$ is the operating frequency.
The input average current, ripple current, peak current, and valley current of the primary side are calculated using Equation (8), Equation (9), Equation (10), and Equation (11), respectively:

$$
\begin{align*}
I_{A V} & =\frac{P_{I N}}{V_{\text {DC(MIN })}}  \tag{8}\\
I_{\text {RIPPLE }} & =K_{P} \times I_{\text {PEAK }}  \tag{9}\\
I_{\text {PEAK }} & =\frac{I_{A V}}{\left(1-\frac{K_{P}}{2}\right) \times D}  \tag{10}\\
I_{\text {VALLEY }} & =\left(1-K_{P}\right) \times I_{\text {PEAK }} \tag{11}
\end{align*}
$$

Estimate $\mathrm{L}_{\mathrm{M}}$ using Equation (12):

$$
\begin{equation*}
L_{M}=\frac{V_{\text {DCMIMN }} \times t_{\text {ON }}}{I_{\text {RIPPLE }}} \tag{12}
\end{equation*}
$$

## Current-Sense Resistor

Figure 8 shows the peak current control waveform with slope compensation.


Figure 8: Peak Current Control Waveform with Slop Compensation
When the sum of the sense resistor voltage and the slope compensation voltage reaches the peak current limit ( $\mathrm{V}_{\mathrm{Cs}}$ ), the HF920B turns off the internal MOSFET. V $\mathrm{V}_{\mathrm{CS}}$ equals the maximum current-set point ( $\mathrm{V}_{\text {csL }}$ ) under full-load conditions. Considering the margin, use $0.95 \times \mathrm{V}_{\text {CsL }}$ for
designs. The voltage on the sense resistor can be calculated using Equation (13):

$$
\begin{equation*}
\mathrm{V}_{\text {SENSE }}=0.95 \times \mathrm{V}_{\mathrm{CSL}}-\mathrm{S}_{\text {RAMP }} \times \mathrm{t}_{\mathrm{ON}} \tag{13}
\end{equation*}
$$

Where $\mathrm{S}_{\text {ramp }}$ is the slope compensation ramp in proportion to $\mathrm{f}_{\mathrm{Sw}}$. Typically, $\mathrm{S}_{\text {RAMP }}=21 \mathrm{mV} / \mu \mathrm{s}$ when $R_{\text {FSET }}=200 \mathrm{k} \Omega$.

The value of the sense resistor is calculated using Equation (14):

$$
\begin{equation*}
R_{\text {SENSE }}=\frac{V_{\text {SENSE }}}{I_{\text {PEAK }}} \tag{14}
\end{equation*}
$$

The current-sense resistor should be chosen with an appropriate power rating. Its power loss can be calculated with Equation (15):

$$
\begin{equation*}
P_{\text {SENSE }}=\left[\left(\frac{I_{\text {PEAK }}+\mathrm{I}_{\text {VaLLEY }}}{2}\right)^{2}+\frac{1}{12} \times\left(I_{\text {IEAK }}-I_{\text {VALLEY }}\right)^{2}\right] \times \mathrm{D} \times \mathrm{R}_{\text {SENSE }} \tag{15}
\end{equation*}
$$

## Input Over-Voltage Protection on PRO

Figure 9 shows a typical input OVP circuitry of the HF920B. The input OVP point can be calculated with Equation (16):

$$
\begin{equation*}
V_{\text {INOVP }}=V_{\text {PRO }} \times \frac{R 5+R 6+R 7+R 8}{R 8} \tag{16}
\end{equation*}
$$



Figure 9: Input Over-Voltage Protection Set-Up
For resistors R5 through R7, 1206 packages should be used to meet the voltage rating requirements. The total value should be greater than $10 \mathrm{M} \Omega$ for energy saving purposes.
Switching noise may couple to these large resistors and interfere with PRO protection. It is recommended to connect a bypass ceramic capacitor to PRO. Place this capacitor as close to the IC as possible.

## Thermal Performance Optimization

The HF920B is dedicated to high input voltage applications. However, the high input voltage can cause a greater switching loss on the MOSFET, which can lead to poor thermal performance. Measures should be taken to reduce the switching loss when designing these applications.

Use a lower switching frequency if possible, and use a small transformer turns ratio to minimize the reflected voltage on the primary winding. These steps reduce $\mathrm{V}_{\mathrm{Ds}}$.

Finally, reduce the turn-on loss, since the turnon loss composes a large part of the switching loss. Turn-on loss is the product of the turn-on current spike and VDs. Reducing the turn-on loss can be achieved by reducing $\mathrm{V}_{\mathrm{DS}}$ or the turn-on current spike.

Besides reducing $V_{D S}$ by using a small turns ratio as discussed above, another way of reducing $V_{D S}$ when the MOSFET turns on is to set the HF920B to work in deep DCM. In deep DCM, the $V_{D S}$ oscillation is fully damped, so there is no chance of turning on at the high peak value.
The turn-on current spike is caused by parasitic capacitance and output diode reverse recovery.
DCM operation helps prevent the output diode's reverse recovery. The transformer structure should be designed to achieve minimum parasitic capacitance of each winding and between the primary and secondary windings.

## Design Example

Table 2 shows a design example using the application guidelines for the given specifications.

Table 2: Design Example

| Vin | 85 to 420 VAC |
| :---: | :---: |
| Vout1 | 13.5 V |
| lout1 | 0.3 A |
| Vout2 | 8 V |
| lout2 | 0.05 A |
| V out3 | 8 V |
| lout3 | 0.05 A |
| fsw | 50 kHz |

For the detailed application schematic, see Figure 11 on page 20. For typical performance and circuit waveforms, see the Typical

## PCB Layout Guidelines

Efficient PCB layout is critical for achieving reliable operation, good EMI performance, and good thermal performance. For best results, refer to Figure 10 and follow the guidelines below:

1. Minimize the power stage switching stage loop area. This includes the input loop (C8-C6-T1-U2-R21/R22-C8), the auxiliary winding loop (T1-D9-R16-C11-T1), the output loop (T1-D6-C9-T1, T1-D1-C1-T1, and T1-D2-C3-T1), and the RCD loop (T1-D5-R5/R7/C4-T1).
2. Ensure that the power loop ground does not pass through the control circuit ground.
3. If a heatsink is used, connect it to the primary GND plane to improve EMI performance and thermal dissipation.
4. Place the control circuit capacitors (for FB, PRO, and VCC) close to the IC to decouple the switching noise.
5. Enlarge the GND pad near the IC for good thermal dissipation.
6. Keep the EMI filter far away from the switching point.
7. Ensure that there is enough clearance distance to meet the insulation requirements.

Performance Characteristics section on page 9. For more device applications, refer to the related evaluation board datasheets.


Top Side


Bottom Side
Figure 10: Recommended PCB Layout

## TYPICAL APPLICATION CIRCUIT



Figure 11: Typical Application Circuit


Figure 12: Transformer Structure

Table 3: Winding Order

| Tape (T) | Winding | Terminal <br> Start $\rightarrow$ End | Wire Size (Ф) | Turns (T) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | N1 | $1 \rightarrow \mathrm{NC}$ | $0.15 \mathrm{~mm} \times 2$ | 22 |
| 1 | N2 | $2 \rightarrow 1$ | $0.15 \mathrm{~mm} \times 1$ | 170 |
| 1 | N3 | $4 \rightarrow 3$ | $0.1 \mathrm{~mm} \times 1$ | 26 |
| 1 | N6 | $5 \rightarrow 6$ | 0.3 mm TIW $\times 1$ | 26 |
| 1 | N4 | $10 \rightarrow 9$ | 0.16 mm TIW $\times 1$ | 16 |
| 1 | N5 | $\mathrm{A} \rightarrow \mathrm{B}$ | 0.16 mm TIW $\times 1$ | 16 |

## FLOWCHART



Figure 13: Control Flowchart

## EVOLUTION OF THE SIGNALS IN PRESENCE OF FAULTS



Figure 14: Evolution of the Signals in Presence of Faults

## PACKAGE INFORMATION

SOIC8-7A


TOP VIEW


FRONT VIEW


RECOMMENDED LAND PATTERN


SIDE VIEW


DETAIL "A"

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) JEDEC REFERENCE IS MS-012.
6) DRAWING IS NOT TO SCALE.

## PACKAGE INFORMATION (continued)

SOIC14-11


TOP VIEW


RECOMMENDED LAND PATTERN


FRONT VIEW
SIDE VIEW


DETAIL "A"

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AB.
6) DRAWING IS NOT TO SCALE.

## CARRIER INFORMATION



| Part Number | Package <br> Description | Quantity/ <br> Reel | Quantity/Tube | Quantity/ <br> Tray | Reel <br> Diameter | Carrier <br> Tape <br> Width | Carrier <br> Tape <br> Pitch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HF920BGSE-Z | SOIC8-7A | 2500 | 100 | N/A | 13 in | 12 mm | 8 mm |
| HF920BGS-Z | SOIC14-11 | 2500 | 57 | N/A | 13 in | 16 mm | 8 mm |

Revision History

| Revision \# | Revision <br> Date | Description | Pages <br> Updated |
| :---: | :---: | :--- | :---: |
| 1.0 | $7 / 16 / 2020$ | Initial Release | - |

Notice: The information in this document is subject to change without notice. Users should warrant and guarantee that thirdparty Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

