

Product Change Notification / SYST-28 VRZN195

Date:

29-Apr-2021

Product Category:

16-Bit - Microcontrollers and Digital Signal Controllers

PCN Type:

Document Change

Notification Subject:

ERRATA - dsPIC33FJ32GP10X and dsPIC33FJ32MC10X Family Silicon Errata Document Revision

Affected CPNs:

SYST-28VRZN195_Affected_CPN_04292021.pdf SYST-28VRZN195_Affected_CPN_04292021.csv

Notification Text:

SYST-28VRZN195

Microchip has released a new Product Documents for the dsPIC33FJ32GP10X and dsPIC33FJ32MC10X Family Silicon Errata of devices. If you are using one of these devices please read the document located at dsPIC33FJ32GP10X and dsPIC33FJ32MC10X Family Silicon Errata.

Notification Status: Final

Description of Change: 1) Added data sheet clarifications 1 (Pin Diagrams), 2 (Electrical Characteristics), 3 (Packaging Information) and 4 (Product Identification System).

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 29 Apr 2021

NOTE: Please be advised that this is a change to the document only the product has not been changed.

ttachments:			
sPIC33FJ32GP10Xand dsP	C33FJ32MC10XFamily Silic	on Errata	
lease contact your local <mark>Mic</mark>	ochip sales office with quest	ions or concerns regarding	this notification.
erms and Conditions:			
	ip PCNs via email please regis n fill in the required fields. Yo in the PCN FAQ section.		
	N profile, including opt out, pl ip account. Select a profile op	-	_

Affected Catalog Part Numbers (CPN)

DSPIC33FJ32GP101-I/P

DSPIC33FJ32GP101-I/SO

DSPIC33FJ32GP101-I/SS

DSPIC33FJ32GP102-I/SO

DSPIC33FJ32GP102-I/SP

DSPIC33FJ32GP102-I/SS

DSPIC33FJ32GP104-I/ML

DSPIC33FJ32GP104-I/PT

DSPIC33FJ32MC101-E/SO

DSPIC33FJ32MC101-I/P

DSPIC33FJ32MC101-I/SO

DSPIC33FJ32MC101-I/SS

DSPIC33FJ32MC101T-I/SS

DSPIC33FJ32MC102-E/SO

DSPIC33FJ32MC102-I/ML

DSPIC33FJ32MC102-I/SO

DSPIC33FJ32MC102-I/SP

DSPIC33FJ32MC102-I/SS

DSPIC33FJ32MC104-I/PT

Date: Thursday, April 29, 2021

SYST-28VRZN195 - ERRATA - dsPIC33FJ32GP10X and dsPIC33FJ32MC10X Family Silicon Errata Document Revision

Affected Catalog Part Numbers(CPN)

DSPIC33FJ32GP101-I/P

DSPIC33FJ32GP101-I/SO

DSPIC33FJ32GP101-I/SS

DSPIC33FJ32GP102-I/SO

DSPIC33FJ32GP102-I/SP

DSPIC33FJ32GP102-I/SS

DSPIC33FJ32GP104-I/ML

DSPIC33FJ32GP104-I/PT

DSPIC33FJ32MC101-E/SO

DSPIC33FJ32MC101-I/P

DSPIC33FJ32MC101-I/SO

DSPIC33FJ32MC101-I/SS

DSPIC33FJ32MC101T-I/SS

DSPIC33FJ32MC102-E/SO

DSPIC33FJ32MC102-I/ML

DSPIC33FJ32MC102-I/SO

DSPIC33FJ32MC102-I/SP

DSPIC33FJ32MC102-I/SS

DSPIC33FJ32MC104-I/PT



dsPIC33FJ32GP10X and dsPIC33FJ32MC10X Family Silicon Errata and Data Sheet Clarification

The dsPIC33FJ32GP10X and dsPIC33FJ32MC10X family devices that you have received conform functionally to the current Device Data Sheet (DS70000652**F**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33FJ32GP10X and dsPIC33FJ32MC10X silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A0).

Data Sheet clarifications and corrections start on Page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 3 or PICkit $^{\text{TM}}$ 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 3 programmer/debugger or PICkit 3.
- 2. From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- Select the MPLAB hardware too (Debugger>Select Tool).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various dsPIC33FJ32GP10X and dsPIC33FJ32MC10X silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREY VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾
i dit Numbei	Device iD(*)	A0
dsPIC33FJ32GP101	0x0A00	
dsPIC33FJ32GP102	0x0A01	
dsPIC33FJ32GP104	0x0A03	0,,2000
dsPIC33FJ32MC101	0x0A04	0x3000
dsPIC33FJ32MC102	0x0A05	
dsPIC33FJ32MC104	0x0A07	

- Note 1: The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory.
 - 2: Refer to the "dsPIC33F Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70659) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾
		Number		A0
SPI	Frame Sync Pulse	1.	Frame sync pulse is not generated in Master mode when FRMPOL = 0.	Х
SPI	Frame Sync Pulse	2.	When in SPI Slave mode, with the frame sync pulse set as an input, FRMDLY must be set to '0'.	Х
UART	TX Interrupt	3.	A TX interrupt may occur before the data transmission is complete.	Х
UART	UARTEN	4.	The Transmitter Write Pointer does not clear when the UART is disabled (UARTEN = 0); it requires UTXEN to be set in order to clear the Write Pointer.	Х
CPU	div.sd Instruction	5.	When using the div.sd instruction, the Overflow bit is not getting set when an overflow occurs.	Х
CPU	Interrupt Disable	6.	When a previous DISI instruction is active (i.e., the DISICNT register is non-zero), and the value of the DISICNT register is updated manually, the DISICNT register Freezes and disables interrupts permanently.	Х
Oscillator	Clock Switching	7.	Clock switch does not abort when device enters Sleep mode.	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A0).

1. Module: SPI

When using the frame sync pulse output feature (FRMEN bit (SPIxCON2[15]) = 1) in Master mode (SPIFSD bit (SPIxCON2[14]) = 0), the frame sync pulse is not being generated with an active-low pulse (FRMPOL (SPIxCON2[13]) = 0).

Work around

The Slave Select pin is used as the frame sync pulse when the frame sync pulse output feature is used. Mapping the \overline{SSx} input function and output function to the same pad, using the PPS feature, resolves this issue.

The code in Example 1 assigns SPI1 Slave Select input and SPI1 Slave Select output to RP15.

EXAMPLE 1:

```
/* Assign SPI1 Slave Select Input to RP15 */
RPINR21bits.SS1R = 15;

/* Assign peripheral output function SPI1
    to RP15 */
RPOR7bits.RP15R = 0b01001;
```

Affected Silicon Revisions

A0				
Χ				

2. Module: SPI

When in SPI Slave mode (MSTEN bit (SPIxCON1[5]) = 0) and using the frame sync pulse output feature (FRMEN bit (SPIxCON2[15]) = 1 and SPIFSD bit (SPIxCON2[14]) = 0), the Frame Sync Pulse Edge Select bit must be set to '0' (FRMDLY bit (SPIxCON2 [1]) = 0).

Work around

There is no work around. The Frame Sync Pulse Edge Select bit (FRMDLY) cannot be set to produce a frame sync pulse that coincides with the first bit clock.

Affected Silicon Revisions

A0				
Х				

3. Module: UART

When using UTXISEL[1:0] = 01 (interrupt when last character is shifted out of the Transmit Shift Register), and the final character is being shifted out through the Transmit Shift Register (TSR), the TX interrupt may occur before the final bit is shifted out.

Work around

If it is critical that the interrupt processing occurs only when all transmit operations are complete, after which, the following work around can be implemented:

Hold off the interrupt routine processing by adding a loop at the beginning of the routine that polls the Transmit Shift Register empty bit, as shown in Example 2.

EXAMPLE 2:

```
// in UART1 initialization code
...
// Set to generate TX interrupt when all
// transmit operations are complete.
U1STAbits.UTXISEL0 = 1;
U1STAbits.UTXISEL1 = 0;
...

U1TXInterrupt(void)
{
    // wait for the transmit buffer to be
    // empty and then process interrupt.
    while(U1STAbits.TRMT==0);
    ...
```

Affected Silicon Revisions

Α0				
Х				

4. Module: UART

The Transmitter Write Pointer does not get cleared when the UART module is disabled (UARTEN = 0) and it requires the UTXEN bit to be set in order to clear the Write Pointer.

Work around

Do not load data into the TX FIFO (register) before setting the UTXEN bit.

Affected Silicon Revisions

Α0				
Х				

5. Module: CPU

When using the Signed 32 by 16-bit Division instruction, ${\tt div.sd}$, the overflow bit does not always get set when an overflow occurs.

Work around

Test for and handle overflow conditions outside of the ${\tt div.sd}$ instruction.

Affected Silicon Revisions

Α0				
Χ				

6. Module: CPU

When a previous DISI instruction is active (i.e., the DISICNT register is non-zero), and the value of the DISICNT register is updated manually, the DISICNT register Freezes and disables interrupts permanently.

Work around

Avoid updating the DISICNT register manually. Instead, use the DISI #n instruction with the required value for 'n'.

Affected Silicon Revisions

Α0				
Χ				

7. Module: Oscillator

Clock switch requests are not aborted if the device enters Sleep mode during the execution of the clock switch.

Work around

None.

Affected Silicon Revisions

Α0				
Х				

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70000652F):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Pin Diagrams

Removed VTLA packages from **Table 1** and **Table 2**. Removed all 36-pin and 44-pin VTLA pin diagrams because these package options are no longer available.

2. Module: Electrical Characteristics

Removed all VTLA packages from **Table 26-3: Thermal Packaging Characteristics** because these package options are no longer available.

3. Module: Packaging Information

Removed all 36-Lead and 44-Lead VTLA package marking information and package details because these package options are no longer available.

4. Module: Product Identification System

Removed all VTLA packages because these package options are no longer available.

APPENDIX A: REVISION HISTORY

Rev A Document (8/2012)

Initial release of this document, issued for Revision A0 silicon. Includes silicon issues 1 and 2 (SPI), 3 and 4 (UART), 5 and 6 (CPU) and 7 (Oscillator).

Rev B Document (4/2021)

Added data sheet clarifications 1 (Pin Diagrams), 2 (Electrical Characteristics), 3 (Packaging Information) and 4 (Product Identification System).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O. simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8168-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820