## 40MHz Non-Inverting Quad CMOS Driver

The EL7457 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 40 MHz and features 2A peak drive capability and a nominal onresistance of just $3 \Omega$. The EL7457 is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, levelshifting, and clock-driving applications.

The EL7457 is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high $\left(\mathrm{V}_{\mathrm{H}}\right)$ or low $\left(\mathrm{V}_{\mathrm{L}}\right)$ supply pins, depending on the related input pin. The inputs are compatible with both 3 V and 5 V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down.

The EL7457 also features very fast rise and fall times which are matched to within 1 ns . The propagation delay is also matched between rising and falling edges to within 2 ns .

The EL7457 is available in 16-pin QSOP, 16-pin SO ( 0.150 "), and 16 -pin QFN packages. All are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pinouts



## Features

- Clocking speeds up to 40 MHz
- 4 channels
- $12 n s t_{R} / t_{F}$ at $1000 p F C_{\text {LOAD }}$
- 1 ns rise and fall time match
- $1.5 n$ prop delay match
- Low quiescent current - <1mA
- Fast output enable function -12 ns
- Wide output voltage range
- $8 \mathrm{~V} \geq \mathrm{V}_{\mathrm{L}} \geq-5 \mathrm{~V}$
- $-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{H}} \leq 16.5 \mathrm{~V}$
- 2A peak drive
- $3 \Omega$ on resistance
- Input level shifters
- TTL/CMOS input-compatible
- Pb-free available (RoHS compliant)


## Applications

- CCD drivers
- Digital cameras
- Pin drivers
- Clock/line drivers
- Ultrasound transducer drivers
- Ultrasonic and RF generators
- Level shifting


## Ordering Information

| PART NUMBER | PACKAGE | TAPE \& REEL | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| EL7457CU | $\begin{gathered} \text { 16-Pin QSOP } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | - | MDP0040 |
| EL7457CU-T7 | $\begin{gathered} \text { 16-Pin QSOP } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | $7{ }^{\prime \prime}$ | MDP0040 |
| EL7457CU-T13 | $\begin{gathered} \text { 16-Pin QSOP } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | 13 " | MDP0040 |
| $\begin{aligned} & \text { EL7457CUZ } \\ & \text { (See Note) } \end{aligned}$ | $\begin{aligned} & \text { 16-Pin QSOP } \\ & \text { (0.150") } \\ & \text { (Pb-Free) } \end{aligned}$ | - | MDP0040 |
| EL7457CUZ-T7 (See Note) | $\begin{aligned} & \text { 16-Pin QSOP } \\ & \text { (0.150") } \\ & \text { (Pb-Free) } \end{aligned}$ | $7{ }^{\prime \prime}$ | MDP0040 |
| EL7457CUZ-T13 <br> (See Note) | $\begin{aligned} & \text { 16-Pin QSOP } \\ & \text { (0.150") } \\ & \text { (Pb-Free) } \end{aligned}$ | 13 " | MDP0040 |
| EL7457CS | $\begin{gathered} \text { 16-Pin SO } \\ (0.150 ") \end{gathered}$ | - | MDP0027 |
| EL7457CS-T7 | $\begin{gathered} \text { 16-Pin SO } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | $7{ }^{\prime \prime}$ | MDP0027 |
| EL7457CS-T13 | $\begin{gathered} \text { 16-Pin SO } \\ (0.150 ") \end{gathered}$ | 13 " | MDP0027 |


| PART NUMBER | PACKAGE |  <br> REEL | PKG. DWG. \# |
| :--- | :---: | :---: | :---: |
| EL7457CSZ <br> (See Note) | 16-Pin SO <br> (0.150") <br> (Pb-Free) | - | MDP0027 |
| EL7457CSZ-T7 <br> (See Note) | $16-$ Pin SO <br> (0.150") <br> (Pb-Free) | $7 "$ | MDP0027 |
| EL7457CSZ-T13 <br> (See Note) | 16-Pin SO <br> (0.150") <br> (Pb-Free) | $13^{\prime \prime}$ | MDP0027 |
| EL7457CL | 16-Pin QFN <br> (4x4mm) | - | MDP0046 |
| EL7457CL-T7 | 16-Pin QFN <br> (4x4mm) | 7 " | MDP0046 |
| EL7457CL-T13 | 16-Pin QFN <br> (4x4mm) | $13^{\prime \prime}$ | MDP0046 |
| EL7457CLZ <br> (See Note) | 16-Pin QFN <br> (4x4mm) <br> (Pb-Free) | - | MDP0046 |
| EL7457CLZ-T7 <br> (See Note) | 16-Pin QFN <br> (4x4mm) <br> (Pb-Free) | 7 " | MDP0046 |
| EL7457CLZ-T13 <br> (See Note) | 16-Pin QFN <br> (4x4mm) <br> (Pb-Free) | $13^{\prime \prime}$ | MDP0046 |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

```
Absolute Maximum Ratings \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{S}^{+}}\)to \(\mathrm{V}_{\mathrm{S}^{-}}\)) . . . . . . . . . . . . . . . . . . . . . . . . . . . +18 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\mathrm{S}^{-}}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{+}}+0.3 \mathrm{~V}\)
Continuous Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
Storage Temperature Range . . . . . . . . . . . . . . . . . . \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
```

Ambient Operating Temperature . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage |  | 2.0 |  |  | V |
| IIH | Logic "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | ON Resistance $\mathrm{V}_{\mathrm{H}}$ to OUTx | IOUT $=-100 \mathrm{~mA}$ |  | 4.5 | 6 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | ON Resistance $\mathrm{V}_{\mathrm{L}}$ to OUTx | IOUT $=+100 \mathrm{~mA}$ |  | 4 | 6 | $\Omega$ |
| lieak | Output Leakage Current | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{S}^{-}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| IPK | Peak Output Current | Source |  | 2.0 |  | A |
|  |  | Sink |  | 2.0 |  | A |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 0.5 | 1.5 | mA |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $t_{R}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 13.5 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $C_{L}=1000 \mathrm{pF}$ |  | 13 |  | ns |
| trf ${ }^{\text {d }}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{+}$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 12.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{-}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 14.5 |  | ns |
| $\mathrm{t}_{\mathrm{DD}}$ | $\mathrm{t}_{\mathrm{D}-1}$ - $\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $C_{L}=1000 \mathrm{pF}$ |  | 2 |  | ns |
| tenable | Enable Delay Time |  |  | 12 |  | ns |
| t DISABLE | Disable Delay Time |  |  | 12 |  | ns |

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage |  | 2.4 |  |  | V |
| IIH | Logic "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | ON Resistance $\mathrm{V}_{\mathrm{H}}$ to OUT | IOUT $=-100 \mathrm{~mA}$ |  | 3.5 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | ON Resistance $\mathrm{V}_{\mathrm{L}}$ to OUT | $\mathrm{I}_{\text {OUT }}=+100 \mathrm{~mA}$ |  | 3 | 5 | $\Omega$ |
| leak | Output Leakage Current | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{S}^{-}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| lPK | Peak Output Current | Source |  | 2.0 |  | A |
|  |  | Sink |  | 2.0 |  | A |

## POWER SUPPLY

| $\mathrm{I}_{5}$ | Power Supply Current | Inputs $=\mathrm{V}_{\mathrm{S}^{+}}$ | 0.8 | 2 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $C_{L}=1000 \mathrm{pF}$ | 11 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $C_{L}=1000 \mathrm{pF}$ | 12 |  | ns |
| $\mathrm{t}_{\text {RF }}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $C_{L}=1000 \mathrm{pF}$ | 1 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{+}$ | Turn-Off Delay Time | $C_{L}=1000 \mathrm{pF}$ | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{-}$ | Turn-On Delay Time | $C_{L}=1000 \mathrm{pF}$ | 13 |  | ns |
| ${ }^{\text {t }}$ D | $\mathrm{t}_{\mathrm{D}-1}$ - $\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $C_{L}=1000 \mathrm{pF}$ | 1.5 |  | ns |
| tenable | Enable Delay Time |  | 12 |  | ns |
| t Disable | Disable Delay Time |  | 12 |  | ns |

## Typical Performance Curves



FIGURE 1. SWITCH THRESHOLD vs SUPPLY VOLTAGE


FIGURE 3. "ON" RESISTANCE vs SUPPLY VOLTAGE


FIGURE 5. RISE/FALL TIME vs TEMPERATURE


FIGURE 2. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 4. RISE/FALL TIME vs SUPPLY VOLTAGE


FIGURE 6. PROPAGATION DELAY vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 7. PROPAGATION DELAY vs TEMPERATURE


FIGURE 9. SUPPLY CURRENT PER CHANNEL vs CAPACITIVE LOAD


FIGURE 11. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 8. RISE/FALL TIME vs LOAD


FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Timing Diagram



## Standard Test Configuration (CS/CU)



## Pin Descriptions

| $\begin{array}{\|c\|} \hline \text { 16-PIN } \\ \text { QSOP (0.150"), } \\ \text { SO (0.150") } \end{array}$ | 16-PIN QFN ( $4 \times 4 \mathrm{~mm}$ ) | NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 15 | INA | Input channel A |  |
| 2 | 16 | OE | Output Enable | (Reference Circuit 1) |
| 3 | 1 | INB | Input channel B | (Reference Circuit 1) |
| 4 | 2, 3 | VL | Low voltage input pin |  |
| 5 | 4 | GND | Input logic ground |  |
| 6, 13 |  | NC | No connection |  |
| 7 | 5 | INC | Input channel C | (Reference Circuit 1) |
| 8 | 6 | IND | Input channel D | (Reference Circuit 1) |
| 9 | 7 | VS- | Negative supply voltage |  |
| 10 | 8 | OUTD | Output channel D |  |
| 11 | 9 | OUTC | Output channel C | (Reference Circuit 2) |
| 12 | 10, 11 | VH | High voltage input pin |  |
| 14 | 12 | OUTB | Output channel B | (Reference Circuit 2) |
| 15 | 13 | OUTA | Output channel A | (Reference Circuit 2) |
| 16 | 14 | VS+ | Positive supply voltage |  |

## Block Diagram



## Applications Information

## Product Description

The EL7457 is a high performance 40 MHz high speed quad driver. Each channel of the EL7457 consists of a single Pchannel high side driver and a single N -channel low side driver. These $3 \Omega$ devices will pull the output ( $O U T_{X}$ ) to either the high or low voltage, on $V_{H}$ and $V_{L}$ respectively, depending on the input logic signal ( $\mathrm{IN}_{\mathrm{X}}$ ). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457 is available in 16-pin SO (0.150"), 16-pin QSOP, and ultra-small 16-pin QFN packages. The relevant package should be chosen depending on the calculated power dissipation.

## Supply Voltage Range and Input Compatibility

The EL7457 is designed for operation on supplies from 5 V to 15 V with $10 \%$ tolerance (i.e. 4.5 V to 18 V ). The table on page 6 shows the specifications for the relationship between the $\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{S}^{-}}, \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and GND pins. The EL7457 does not contain a true analog switch and therefore $V_{L}$ should always be less than $\mathrm{V}_{\mathrm{H}}$.

All input pins are compatible with both 3 V and 5 V CMOS signals With a positive supply $\left(\mathrm{V}_{\mathrm{S}^{+}}\right)$of 5 V , the EL7457 is also compatible with TTL inputs.

## Power Supply Bypassing

When using the EL7457, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457 necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a $4.7 \mu \mathrm{~F}$ tantalum capacitor be used in parallel with a $0.1 \mu \mathrm{~F}$ low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ pins have some level of bypassing, especially if the EL7457 is driving highly capacitive loads.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7457 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below
$\mathrm{T}_{\mathrm{JMAX}}\left(125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting package type.
Power dissipation may be calculated:
$P D=\left(V_{S} \times I_{S}\right)+\sum_{1}^{4}\left(C_{I N T} \times V_{S}^{2} \times f\right)+\left(C_{L} \times V_{O U T}^{2} \times f\right)$
where:
$V_{S}$ is the total power supply to the EL7457 (from $V_{S^{+}}$to
$V_{S^{-}}$)
$\mathrm{V}_{\mathrm{OUT}}$ is the swing on the output $\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right)$
$C_{L}$ is the load capacitance
$\mathrm{C}_{\text {INT }}$ is the internal load capacitance ( 80 pF max)
$I_{S}$ is the quiescent supply current (3mA max)
$f$ is frequency
Having obtained the application's power dissipation, the maximum junction temperature can be calculated:
$T_{J M A X}=T_{M A X}+\Theta_{J A} \times P D$
where:
$\mathrm{T}_{\mathrm{JMAX}}$ is the maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\text {MAX }}$ is the maximum ambient operating temperature
PD is the power dissipation calculated above
$\theta_{\mathrm{JA}}$ is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves on page 6.


## SO Package Outline Drawing



## QFN Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at [http://www.intersil.com/design/packages/index.asp](http://www.intersil.com/design/packages/index.asp)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

