

Product Change Notification / SYST-17XALD358

Date:

18-Nov-2021

Product Category:

Memory

PCN Type:

Document Change

Notification Subject:

Data Sheet - 25AA160C/D, 25LC160C/D 16-Kbit SPI Bus Serial EEPROM Data Sheet

Affected CPNs:

```
SYST-17XALD358_Affected_CPN_11182021.pdf
SYST-17XALD358_Affected_CPN_11182021.csv
```

Notification Text:

SYST-17XALD358

Microchip has released a new Product Documents for the 25AA160C/D, 25LC160C/D 16-Kbit SPI Bus Serial EEPROM Data Sheet of devices. If you are using one of these devices please read the document located at 25AA160C/D, 25LC160C/D 16-Kbit SPI Bus Serial EEPROM Data Sheet.

Notification Status: Final

Description of Change:

1. Added Product Identification System section for Automotive; Updated PDIP, SOIC, TDFN and TSSOP package drawings; Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Replaced "Automotive (E):" designation with "Extended (E):" designation; Reformatted some sections for better readability.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 18 Nov 2021

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

25AA160C/D, 25LC160C/D16-Kbit SPI Bus Serial EEPROM Data Sheet

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile, including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers (CPN)

25AA160D-E/MS 25AA160D-E/SN 25AA160D-E/SN16KVAO 25AA160D-E/P 25AA160D-E/ST 25AA160D-I/MNY 25AA160D-I/MS 25AA160D-I/SN 25AA160D-I/P 25AA160D-I/ST 25AA160DT-I/MNY 25AA160DT-I/MNY-PR 25AA160DT-I/MS 25AA160DT-I/SN 25AA160DT-I/ST 25AA160DT-E/MNY 25AA160DT-E/MNY-PR 25AA160DT-E/MS 25AA160DT-E/SN 25AA160DT-E/SN16KVAO 25AA160DT-E/ST 25AA160C-I/MNY 25AA160C-I/MS 25AA160C-I/SN 25AA160C-I/P 25AA160C-I/ST 25AA160CT-I/MNY 25AA160CT-I/MS 25AA160CT-I/SN 25AA160CT-I/ST 25LC160D-E/MNY 25LC160D-E/MNY16KVAO 25LC160D-E/MS 25LC160D-E/SN 25LC160D-E/SN16KVAO 25LC160D-E/P 25LC160D-E/ST 25LC160D-E/ST16KVAO 25LC160D-I/MNY 25LC160D-I/MS 25LC160D-I/SN 25LC160D-I/P 25LC160D-I/ST 25LC160D-H/SN 25LC160DT-H/SN 25LC160DT-I/MNY

25LC160DT-I/MNY16KVAO 25LC160DT-I/MS 25LC160DT-I/SN 25LC160DT-I/ST 25LC160DT-E/MNY 25LC160DT-E/MNY16KVAO 25LC160DT-E/MS 25LC160DT-E/SN 25LC160DT-E/SN16KA21 25LC160DT-E/SN16KV01 25LC160DT-E/SN16KV02 25LC160DT-E/SN16KV03 25LC160DT-E/SN16KV05 25LC160DT-E/SN16KV08 25LC160DT-E/SN16KV09 25LC160DT-E/SN16KV11 25LC160DT-E/SN16KV12 25LC160DT-E/SN16KV13 25LC160DT-E/SN16KV14 25LC160DT-E/SN16KV15 25LC160DT-E/SN16KVAO 25LC160DT-E/ST 25LC160DT-E/ST16KV10 25LC160DT-E/ST16KVAO 25LC160C-E/MNY 25LC160C-E/MS 25LC160C-E/SN 25LC160C-E/SN16KVAO 25LC160C-E/P 25LC160C-E/ST 25LC160C-I/MNY 25LC160C-I/MS 25LC160C-I/SN 25LC160C-I/SN16KVAO 25LC160C-I/P 25LC160C-I/ST 25LC160C-H/SN 25LC160CT-H/SN 25LC160CT-H/SN16KV04 25LC160CT-H/SN16KV05 25LC160CT-H/SN16KVAO 25LC160CT-I/MNY 25LC160CT-I/MS 25LC160CT-I/SN 25LC160CT-I/SN16KVAO 25LC160CT-I/ST 25LC160CT-E/MNY 25LC160CT-E/MS 25LC160CT-E/SN

25LC160CT-E/SN16KV03 25LC160CT-E/SN16KV06 25LC160CT-E/SN16KVAO 25LC160CT-E/ST



25AA160C/D, 25LC160C/D

16-Kbit SPI Bus Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25AA160C	1.8V-5.5V	16 bytes	I	MS, P, SN, MN, ST
25LC160C	2.5V-5.5V	16 bytes	I, E	MS, P, SN, MN, ST
25AA160D	1.8V-5.5V	32 bytes	I, E	MS, P, SN, MN, ST
25LC160D	2.5V-5.5V	32 bytes	I, E	MS, P, SN, MN, ST

Features

- 10 MHz Maximum Clock Speed
- Low-Power CMOS Technology:
 - Maximum Write current: 5 mA at 5.5V
 - Read current: 5 mA at 5.5V, 10 MHz
 - Standby current: 5 μA at 5.5V
- 2048 x 8-bit Organization
- 16-Byte Page ("C" version devices)
- 32-Byte Page ("D" version devices)
- Self-Timed Erase and Write Cycles (5 ms maximum)
- Block Write Protection:
 - Protect none, 1/4, 1/2 or all of array
- Built-In Write Protection:
 - Power-on/off data protection circuitry
 - Write enable latch
 - Write-protect pin
- Sequential Read
- · High Reliability:
 - Endurance: >1M erase/write cycles
 - Data retention: >200 years
 - ESD protection: >4000V
- Temperature Ranges Supported:
- Industrial (I): -40°C to +85°C
- Extended (E): -40°C to +125°C
- RoHS Compliant
- Automotive AEC-Q100 Qualified

Packages

• 8-Lead MSOP, 8-Lead PDIP, 8-Lead SOIC, 8-Lead TDFN and 8-Lead TSSOP

Package Types (not to scale)

Pin Function Table

Name	Function
CS	Chip Select Input
SO	Serial Data Output
WP	Write-Protect Pin
Vss	Ground
SI	Serial Data Input
SCK	Serial Clock Input
HOLD	Hold Input
Vcc	Supply Voltage

Description

The Microchip Technology Inc. $25XX160C/D^{(1)}$ are 16-Kbit Serial Electrically Erasable PROMs (EEPROM). The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (\overline{CS}) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

Note 1: 25XX160C/D is used in this document as a generic part number for the 25AA160C/D and 25LC160C/D devices.

MSOP/1	SSOP		/SOIC View)		DFN View)
(Top \	/iew)			CS 1 ● SO 2	8 Vcc 7 HOLD
CS ट 1⊖ SO ट 2 WP ट 3	8日VCC 7日HOLD	SO []2 WP []3	7⊐ HOLD 6⊐ SCK	WP 3	6 SCK
ᄦᇊᇊᇰ Vss 루 4	SI 5日 5日 5日 5日 5日 5日 5日 5日 5日 5日 5日 5日 5日	Vss ⊑4	5⊐ SI	Vss 4	5 SI

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc+1.0V
Storage temperature	65°C to +150°C
Ambient temperature under bias	40°C to +125°C
ESD protection on all pins	4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions		
D001	ViH1	High-Level Input Voltage	0.7 Vcc	Vcc + 1	V			
D002	Vi∟1	Low Lovel Input Veltage	-0.3	0.3 Vcc	V	Vcc ≥ 2.7V (Note 1)		
D003	VIL2	Low-Level Input Voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V (Note 1)		
D004	Vol1		_	0.4	V	IOL = 2.1 mA		
D005	Vol2	Low-Level Output Voltage	_	0.2	V	IOL = 1.0 mA, VCC < 2.5V		
D006	Vон	High-Level Output Voltage	Vcc - 0.5	_	V	Іон = -400 μА		
D007	ILI	Input Leakage Current	_	±1	μA	CS = VCC, VIN = VSS or VCC		
D008	Ilo	Output Leakage Current	_	±1	μA	CS = VCC, VOUT = Vss or VCC		
D009	CINT	Internal Capacitance (all inputs and outputs)	_	7	pF	TA = +25°C, CLK = 1.0 MHz, Vcc = 5.0V (Note 1)		
D010					_	5	mA	Vcc = 5.5V; FcLк = 10.0 MHz; SO = Open
DOTO	Icc Read	Operating Current	_	2.5	mA	Vcc = 2.5V; FcLк = 5.0 MHz; SO = Open		
D011	Icc Write		_	5	mA	Vcc = 5.5V		
DOTT	ICC WIILE			3	mA	Vcc = 2.5V		
D012	Iccs	Standby Current	_	5	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +125°C		
0012	1005	Standby Current	_	1	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +85°C		

Note 1: This parameter is periodically sampled and not 100% tested.

AC CHARACTERISTICS		Electrical (Industrial (Extended (I): TA =	+85°C Vcc = 1.8V to 5.5V +125°C Vcc = 1.8V to 5.5V		
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions
			_	10	MHz	$4.5V \le VCC \le 5.5V$
1	FCLK	Clock Frequency	_	5	MHz	$2.5V \leq VCC < 4.5V$
			_	3	MHz	$1.8V \leq Vcc < 2.5V$
			50	—	ns	$4.5V \le Vcc \le 5.5V$
2	Tcss	CS Setup Time	100	—	ns	$2.5V \leq VCC < 4.5V$
			150	_	ns	$1.8V \leq Vcc < 2.5V$
			100	_	ns	$4.5V \le Vcc \le 5.5V$
3	Тсѕн	CS Hold Time	200	_	ns	$2.5V \leq VCC < 4.5V$
			250	_	ns	$1.8V \leq Vcc < 2.5V$
4	TCSD	CS Disable Time	50	—	ns	
			10	—	ns	$4.5V \leq VCC \leq 5.5V$
5	Tsu	Data Setup Time	20	_	ns	$2.5V \leq VCC < 4.5V$
			30	_	ns	$1.8V \leq Vcc < 2.5V$
		20	_	ns	$4.5V \leq Vcc \leq 5.5V$	
6	Тно	Data Hold Time	40	_	ns	$2.5V \leq VCC < 4.5V$
			50	_	ns	$1.8V \leq VCC < 2.5V$
7	TR	CLK Rise Time	_	2	μs	Note 1
8	TF	CLK Fall Time	_	2	μs	Note 1
			50	_	ns	$4.5V \leq VCC \leq 5.5V$
9	Тні	Clock High Time	100	_	ns	$2.5V \leq VCC < 4.5V$
			150	_	ns	$1.8V \leq VCC < 2.5V$
			50	_	ns	$4.5V \leq VCC \leq 5.5V$
10	TLO	Clock Low Time	100	_	ns	$2.5V \leq VCC < 4.5V$
			150	_	ns	$1.8V \leq VCC < 2.5V$
11	TCLD	Clock Delay Time	50	_	ns	
12	TCLE	Clock Enable Time	50	_	ns	
			_	50	ns	$4.5V \leq VCC \leq 5.5V$
13	Τv	Output Valid from Clock Low	_	100	ns	$2.5V \leq VCC < 4.5V$
			—	160	ns	$1.8V \leq VCC < 2.5V$
14	Тно	Output Hold Time	0		ns	Note 1
			_	40	ns	4.5V ≤ VCC ≤ 5.5V (Note 1)
15 Tois	TDIS	Output Disable Time	_	80	ns	2.5V ≤ VCC ≤ 4.5V (Note 1)
			_	160	ns	1.8V ≤ VCC ≤ 2.5V (Note 1)
			20	_	ns	4.5V ≤ VCC ≤ 5.5V
16	THS	HOLD Setup Time	40	_	ns	$2.5V \leq VCC < 4.5V$
			80	_	ns	1.8V ≤ VCC < 2.5V

TABLE 1-2:AC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

2: Twc begins on the rising edge of \overline{CS} after a valid write sequence and ends when the internal write cycle is complete.

3: This parameter is not tested but ensured by characterization.

AC CHARACTERISTICS		Electrical (Industrial (Extended (I): TA =	-40°C to	+85°C Vcc = 1.8V to 5.5V +125°C Vcc = 1.8V to 5.5V	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions
			20	_	ns	$4.5V \le VCC \le 5.5V$
17	Тнн	HOLD Hold Time	40	_	ns	$2.5V \leq VCC < 4.5V$
			80	_	ns	$1.8V \leq VCC < 2.5V$
			—	30	ns	$4.5V \le VCC \le 5.5V$ (Note 1)
18	Тнz	HOLD Low to Output High-Z	_	60	ns	$2.5V \leq VCC < 4.5V$ (Note 1)
			_	160	ns	$1.8V \leq VCC < 2.5V$ (Note 1)
			—	30	ns	$4.5V \leq VCC \leq 5.5V$
19	Тн∨	HOLD High to Output Valid	_	60	ns	$2.5V \leq V \text{CC} < 4.5 \text{V}$
			—	160	ns	$1.8V \leq VCC < 2.5V$
20	Twc	Internal Write Cycle Time	_	5	ms	Note 2
21		Endurance	1M	_	E/W Cycles	+25°C, Vcc = 5.5V, Page Mode (Note 3)

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

Note 1: This parameter is periodically sampled and not 100% tested.

2: Twc begins on the rising edge of $\overline{\text{CS}}$ after a valid write sequence and ends when the internal write cycle is complete.

3: This parameter is not tested but ensured by characterization.

TABLE 1-3: AC TEST CONDITIONS

AC Waveform				
VLO = 0.2V	—			
VHI = VCC - 0.2V	Note 1			
VHI = 4.0V	Note 2			
CL = 50 pF	—			
Timing Measurement Reference Level				
Input	0.5 Vcc			
Output	0.5 Vcc			

Note 1: For VCC $\leq 4.0V$

2: For Vcc > 4.0V

25AA160C/D, 25LC160C/D








FIGURE 1-2: SERIAL INPUT TIMING







2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

Name	MSOP	PDIP	SOIC	TDFN ⁽¹⁾	TSSOP	Function
CS	1	1	1	1	1	Chip Select Input
SO	2	2	2	2	2	Serial Data Output
WP	3	3	3	3	3	Write-Protect Pin
Vss	4	4	4	4	4	Ground
SI	5	5	5	5	5	Serial Data Input
SCK	6	6	6	6	6	Serial Clock Input
HOLD	7	7	7	7	7	Hold Input
Vcc	8	8	8	8	8	Supply Voltage

TABLE 2-1: PIN FUNCTION TABLE

Note 1: Exposed pad on TDFN package can be connected to VSS or left floating.

2.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of \overline{CS} input signal. If \overline{CS} is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to high-impedance state, allowing multiple parts to share the same SPI bus.

A low-to-high transition on \overline{CS} after a valid write sequence initiates an internal write cycle. After power-up, a low level on \overline{CS} is required prior to any sequence being initiated.

2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX160C/D. During a read cycle, data are shifted out on this pin after the falling edge of the serial clock.

2.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When WP is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When \overline{WP} is high, all functions, including writes to the nonvolatile bits in the STATUS register, operate normally. If the WPEN bit is set, WP low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, WP going low will have no effect on the write. The WP pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25XX160C/D in a system with WP pin grounded and still be able to write to STATUS register. The WP pin functions will be enabled when WPEN bit is set high.

2.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the serial clock.

2.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a host and the 25XX160C/D. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin are updated after the falling edge of the clock input.

2.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX160C/D while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence.

The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25XX160C/D must remain selected during this sequence. The SI and SCK levels are "don't cares" during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low; otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-to-low transition of the HOLD pin and will begin outputting again immediately upon a subsequent low-to-high transition of the HOLD pin, independent of the state of SCK.

3.0 FUNCTIONAL DESCRIPTION

3.1 **Principles of Operation**

The 25XX160C/D are 2048-byte Serial EEPROMs designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC[®] microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.


The 25XX160C/D contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The \overline{CS} pin must be low and the HOLD pin must be high for the entire operation.

Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred Most Significant bit (MSb) first, Least Significant bit (LSb) last.

Data <u>(SI)</u> are sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert

the $\overline{\text{HOLD}}$ input and place the 25XX160C/D in 'HOLD' mode. After releasing the $\overline{\text{HOLD}}$ pin, operation will resume from the point when the HOLD was asserted.

Block Diagram



Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WRDI	0000 0100	Reset the write enable latch (disable write operations)
WREN	0000 0110	Set the write enable latch (enable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register

TABLE 3-1: INSTRUCTION SET

3.2 **Read Sequence**

The device is selected by pulling \overline{CS} low. The 8-bit READ instruction is transmitted to the 25XX160C/D followed by the 16-bit address, with the five MSBs of the address being "don't care" bits. See Figure 3-1 for more details.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address are shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses.

The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (07FFh), the address counter rolls over to

address 0000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the $\overline{\text{CS}}$ pin (Figure 3-1).

FIGURE 3-	1: READ SEQUENCE
<u>cs</u> ∖	
ск(0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
si	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
so —	High-Impedance \frown Data Out7 $6 \sqrt{5} \sqrt{4} \sqrt{3} \sqrt{2} \sqrt{1} \sqrt{0}$

3.3 Write Sequence

Prior to any attempt to write data to the 25XX160C/D, the write enable latch must be set by issuing the WREN instruction (Figure 3-4). This is done by setting \overline{CS} low and then clocking out the proper instruction into the 25XX160C/D. After all eight bits of the instruction are transmitted, the \overline{CS} must be brought high to set the write enable latch.

If the write operation is in<u>itia</u>ted immediately after the WREN instruction without \overline{CS} being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

Once the write enable latch is set, the user may proceed by setting the \overline{CS} low, issuing a WRITE instruction, followed by the 16-bit address, with the five MSBs of the address being "don't care" bits and then the data to be written. Up to 16 bytes (25XX160C) or 32 bytes (25XX160D) of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the \overline{CS} must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If \overline{CS} is brought high at any other time, the write operation will not be completed. Refer to Figure 3-2 and Figure 3-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.





FIGURE 3-2: BYTE WRITE SEQUENCE

25AA160C/D, 25LC160C/D



3.4 Write Enable (WREN) and Write Disable (WRDI)

The 25XX160C/D contains a write enable latch. See Table 3-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- + WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed







FIGURE 3-5: WRITE DISABLE SEQUENCE (WRDI)



3.5 Read Status Register (RDSR) Instruction

The Read Status Register (RDSR) instruction provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 3-2:	STATUS REGISTER

7	6	5	4	3	2	1	0
W/R	Ι	Ι	-	W/R	W/R	R	R
WPEN	Х	Х	Х	BP1	BP0	WEL	WIP

Note 1: W/R = writable/readable. R = read-only.

The Write-In-Process (WIP) bit indicates whether the 25XX160C/D is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands, regardless of the state of write protection on the STATUS register. These commands are shown in Figure 3-4 and Figure 3-5.

The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile and are shown in Table 3-3.

See Figure 3-6 for the RDSR timing sequence.




FIGURE 3-6: **READ STATUS REGISTER TIMING SEQUENCE (RDSR)**

3.6 Write Status Register (WRSR) Instruction

The Write Status Register (WRSR) instruction allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 3-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 3-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the \overline{WP} pin. The Write-Protect (\overline{WP}) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature.

Hardware write protection is enabled when \overline{WP} pin is low and the WPEN bit is high. Hardware write protection is disabled when either the \overline{WP} pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 3-4 for a matrix of functionality on the WPEN bit.

See Figure 3-7 for the WRSR timing sequence.

BP1	BP0	Array Addresses Write-Protected				
0	0	none				
0	1	upper 1/4 (0600h-07FFh)				
1	0	upper 1/2 (0400h-07FFh)				
1	1	all (0000h-07FFh)				


TABLE 3-3: ARRAY PROTECTION

TABLE 3-4: WRITE-PROTECT FUNCTIONALITY MATRIX

WEL (SR bit 1)	WPEN (SR bit 7)	WP (pin 3)	Protected Blocks	Unprotected Blocks	STATUS Register
0	x	x	Protected	Protected	Protected
1	0	х	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

Note 1: x = don't care

FIGURE 3-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



4.0 DATA PROTECTION

The following protection has been implemented to prevent inadvertent writes to the array:

- · The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

5.0 POWER-ON STATE

The 25XX160C/D powers on in the following state:


- The device is in low-power Standby mode (CS = 1)
- · The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on $\overline{\text{CS}}$ is required to enter active state


6.0 PACKAGING INFORMATION

6.1 Package Marking Information










8-Lead 2x3 TDFN




8-Lead TSSOP

|--|









Example




	1 st Line Marking Codes						
Part Number	MSOP	PDIP	SOIC	TDFN		TSSOP	
	WISOP	FDIF	3010	I-Temp.	E-Temp.	13305	
25AA160C	5AACT	25AA160C	25AA16CT	C51	—	5AAC	
25AA160D	5AADT	25AA160D	25AA16DT	C61	EF2	5AAD	
25LC160C	5LACT	25LC160C	25LC16CT	C54	C55	5LAC	
25LC160D	5LADT	25LC160D	25LC16DT	C64	C65	5LAD	

25AA160C/D, 25LC160C/D

Legend	I: XXX T YY YY WW NNN ©3	Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code (2 characters for small packages) RoHS-compliant JEDEC [®] designator for Matte Tin (Sn)
Note:		small packages with no room for the RoHS-compliant JEDEC [®] (e_3) , the marking will only appear on the outer carton or reel label.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	Ν	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	-	-	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D		3.00 BSC		
Foot Length	L	0.40 0.60 0.80		0.80	
Footprint	L1	0.95 REF			
Foot Angle	φ	0° - 8°			
Lead Thickness	С	0.08 - 0.23			
Lead Width	b	0.22	-	0.40	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S	
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	Contact Pitch E		0.65 BSC		
Contact Pad Spacing	С		4.40		
Overall Width	Z			5.85	
Contact Pad Width (X8) X1				0.45	
Contact Pad Length (X8)				1.45	
Distance Between Pads	G1	2.95			
Distance Between Pads	GX	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2111A


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











END VIEW

Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17 - 0.25		0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Number of Pins	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	E		3.00 BSC	
Exposed Pad Length	D2	1.35	1.40	1.45
Exposed Pad Width	E2	1.25	1.30	1.35
Contact Width	b	0.20 0.25 0.30		
Contact Length	L	0.25 0.30 0.45		
Contact-to-Exposed Pad	K	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	0.50 BSC			
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	8				
Pitch	е		0.65 BSC			
Overall Height	A	-	-	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	-		
Overall Width	E		6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50		
Overall Length	D	2.90	3.00	3.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.19	-	0.30		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits				
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		5.80		
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.50	
Contact Pad to Center Pad (X6)	G1	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

APPENDIX A: REVISION HISTORY

Revision C (11/2021)

Added Product Identification System section for Automotive; Updated PDIP, SOIC, TDFN and TSSOP package drawings; Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Replaced "Automotive (E):" designation with "Extended (E):" designation; Reformatted some sections for better readability.

Revision B (01/2013)

Revised Automotive E-temp; Revised Table 1-2, Param. No. 21; Updated Package Info.

Revision A (4/2009)

Initial release of this document.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.		X ⁽¹⁾	<u>-x</u> 	/XX	Exar	nple	25
Device Device:	25AA160C 25AA160D 25LC160C 25LC160D	etion = = = = =	Range 16-Kbit, 1.8V, 16-Byte Page S 16-Kbit, 1.8V, 32-Byte Page S 16-Kbit, 2.5V, 16-Byte Page S 16-Kbit, 2.5V, 32-Byte Page S Standard packaging (tube)	SPI Serial EEPROM	a) b) c) d) e)	EEP 25A/ Seria SOIO 25LO Seria TDF 25LO EEP pack	A160C-I/MS: 16-Kbit, 16-byte page, 1.8V Serial ROM, Industrial temp., MSOP package. A160CT-I/SN: 16-Kbit, 16-byte page, 1.8V al EEPROM, Tape and Reel, Industrial temp., C package. 2160DT-I/MNY: 16-Kbit, 32-byte page, 2.5V al EEPROM, Tape and Reel, Industrial temp., N package. 2160DT-I/ST: 16-Kbit, 32-byte page, 2.5V Serial ROM, Tape and Reel, Industrial temp., TSSOP rage. A160DT-E/SN: 16-Kbit, 32-byte page, 1.8V
Option: Temperature	T	=	Tape and Reel ⁽¹⁾ -40°C to+85°C (Industrial)		e)	Seria	al EEPROM, Tape and Reel, Extended temp., C package.
Range: Package:	E MS P SN MNY ⁽²⁾ ST	= = = =	-40°C to+125°C (Extended) Plastic Micro Small Outline - Plastic Dual In-Line – 300 m (PDIP) Plastic Small Outline - Narro (150 In) Body, 8-Lead (SOII Plastic Dual Flat, No Lead F 2x3x0.8 mm Body, 8-Lead (Plastic Thin Shrink Small Ou Blastic Thin Shrink Small Ou Body, 8-Lead (TSSOP)	iil Body, 8`-Lead ´ bw, 3.90 mm C) 'ackage – TDFN)	Note	1: 2:	catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Micro- chip Sales Office for package availability with the Tape and Reel option.

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x ⁽¹⁾		- <u>×</u>	<u>/XX</u>	<u>xxx</u> ^(3,4)	Exa	mples	S
Device	Tape and Ro Option	eel	Temperature Range	Package	Variant	a)	1.8V packa	0
Device:	25AA160C 25AA160D 25LC160C 25LC160D	=	16-Kbit, 1.8V, 32 16-Kbit, 2.5V, 16	-Byte Page SP -Byte Page SP	l Serial EEPROM I Serial EEPROM I Serial EEPROM I Serial EEPROM	b) c) d)	1.8V Grade 25LC 2.5V packa	160DT-E/SN16KVAO: 16-Kbit, 32-byte page, Serial EEPROM, Tape and Reel, Automotive e 1, SOIC package. 160C-I/SN16KVAO: 16-Kbit, 16-byte page, Serial EEPROM, Automotive Grade 3, SOIC age. 160DT-I/MNY16KVAO: 16-Kbit, 32-byte page,
Tape and Reel Option:		=	Standard packa Tape and Reel ⁽¹			e)	Grade 25LC 2.5V	Serial EEPROM, Tape and Reel, Automotive e 3, TDFN package. 160D-E/MNY16KVAO: 16-Kbit, 32-byte page, Serial EEPROM, Automotive Grade 1, TDFN
Temperature Range:	-	=	-40°C to+85°C (-40°C to+125°C			f)		160D-E/ST16KVAO: 16-Kbit, 32-byte page, Serial EEPROM, Automotive Grade 1, TSSOP
Package:	SN MNY ⁽²⁾	= = =	Plastic Micro Sn Plastic Small Ou (.150 ln) Body, 8 Plastic Dual Flat 2x3x0.8 mm Bod Plastic Thin Shri Body, 8-Lead (T	utline - Narrow, 8-Lead (SOIC) t, No Lead Pac dy, 8-Lead (TD ink Small Outli	, 3.90 mm ckage – JFN)	g) h)	2.5V Grade 25LC	160DT-E/ST16KVAO: 16-Kbit, 32-byte page, Serial EEPROM, Tape and Reel, Automotive e 1, TSSOP package. 160C-E/SN16KVAO: 16-Kbit, 16-byte page, Serial EEPROM, Automotive Grade 1, SOIC age.
Variant: ^(3,4)		=	Standard Autom Customer-Speci	otive, 16K Pro fic Automotive	cess , 16K Process	Note		Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Micro- chip Sales Office for package availability with the Tape and Reel option.
								"Y" indicates a Nickel Palladium Gold (NiPdAu) finish.
								The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
								For customers requesting a PPAP, a cus- tomer-specific part number will be generated and provided. A PPAP is not provided for VAO part numbers.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2009-2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9262-7

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Germany - Munich Tel: 49-89-627-144-0

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-7131-72400

Tel: 49-721-625370

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820