

MAX25249/MAX25249B

Four Output Mini PMIC for Camera Applications

General Description

The MAX25249/MAX25249B are high-efficiency, four-output PMICs that integrate three DC-DC converters and a high-PSRR LDO, with OV/UV monitoring on all outputs. OUT1 is a 1A high-voltage synchronous step-down converter operating from power over coax or car battery. OUT2 and OUT3 low-voltage synchronous step-down converters operate from OUT1 and provide a 0.8V to 3.9875V output voltage range. OUT2 can deliver 1.2A for high megapixel cameras and high-speed serializers. OUT3 can deliver 1.2A to power the secondary rails of the imager, serializer, and MCU. OUT4 is a low-voltage, low-noise, high-PSRR LDO for imager power. All buck converters achieve $\pm 1.5\%$ output voltage accuracy over load, line, and temperature range. Overvoltage and undervoltage faults are monitored with $\pm 1.3\%$ accuracy around the set voltage and errors are communicated through RESET.

The devices feature a 2.2MHz fixed-frequency PWM mode for better noise immunity and load-transient response. The high-frequency operation allows for the use of all ceramic capacitors and minimizes external components. The programmable spread-spectrum frequency modulation minimizes radiated electromagnetic emissions. Integrated low- $R_{DS(ON)}$ switches improve efficiency at heavy loads and make layout simpler than discrete solutions.

Sequencing through the use of EN23 and EN4 pins and factory-settable output voltages increase flexibility for different image sensors and configurations. Other features include soft-start, overcurrent, and overtemperature protections. The MAX25249/MAX25249B are compliant to ASIL-B ratings and are specified for operation over the -40°C to $+125^{\circ}\text{C}$ automotive temperature range.

Applications

- Surround-View Cameras
- Rear-View Cameras

Benefits and Features

- Multiple Functions for Small Size
 - 1A Synchronous High-Voltage Buck Converter
 - Input Voltage Range 5V to 36V
 - 3V to 4V, and 5V Output Voltage in 50mV steps
 - Two Synchronous Low-Voltage Buck Converters
 - OUT2 and OUT3 Provide up to 1.2A
 - 0.8V to 3.9875V in 12.5mV steps
 - LDO for Camera Sensor; 50dB at 1kHz.
 - 2.2MHz Operation
 - RESET Output – Push-Pull or Open-Drain
- High-Precision
 - $\pm 1.5\%$ Output Voltage Accuracy
 - $\pm 1.3\%$ OV/UV Monitoring Accuracy
- Diagnostics and Features
 - ASIL-B Compliant
 - Redundant Reference
- Robust for the Automotive Environment
 - Current-Mode, Forced-PWM Operation
 - Overtemperature and Short-Circuit Protection
 - 3.5mm x 3.5mm 20-Pin TQFN
 - -40°C to $+125^{\circ}\text{C}$ Grade 1 Automotive Temperature Range
 - AEC-Q100 Qualified

Simplified Block Diagram




TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Package Information	5
20-TQFN-EP	5
Electrical Characteristics	5
Typical Operating Characteristics	9
Pin Configuration	12
Pin Description	12
Functional Diagram	14
Detailed Description	15
Summary	15
Safe-Shutdown Mode	15
Startup Check Routine and State Diagram	15
Startup Timing and Soft-Start	16
RESET Output	18
Active Pulldown	18
OV/UV Comparators	18
Spread-Spectrum Option	19
Thermal Shutdown	19
Applications Information	20
Output-Voltage Selection	20
Input Capacitor	20
Output Capacitor	20
Inductor Selection	20
PCB Layout Guidelines	20
Ordering Information	21
Revision History	22

LIST OF FIGURES

Figure 1. Start-Up State Diagram	16
Figure 2. Startup Timing Diagram for Safe-Shutdown Mode, MAX25249B	17
Figure 3. Startup Timing Diagram for RESET-Only Mode, MAX25249.	17
Figure 4. Simplified RESET Logic Diagram	18
Figure 5. RESET During Normal Operation for RESET-Only Mode	18

LIST OF TABLES

Table 1. Output Voltage Options	20
Table 2. Minimum Output Capacitor Selection	20
Table 3. Inductor Selection	20

Absolute Maximum Ratings

SUP1, LX1 to PGND_	-0.3V to +40V	LX3 to PGND3 (Note 1)	-0.3V to PV3+0.3V
BST1 to LX1	-0.3V to 6V	AGND to PGND_	-0.3V to +0.3V
EN23, EN4 to AGND	-0.3V to 6V	LX1 Short-Circuit Duration	Continuous
PV2, PV3, PV4 to PGND_	-0.3V to 6V	LX2 Short-Circuit Duration	Continuous
BIAS to AGND	-0.3V to 6V	LX3 Short-Circuit Duration	Continuous
RESETB to AGND (MAX25249) (Open Drain)	-0.3V to 6V	Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)	
RESETB to AGND (MAX25249B) (Push-Pull)	-0.3V to 6V	20-TQFN-EP (derate 23.8 mW/°C > 70°C)	1904mW
	OUT3+0.3V	Operating Temperature	-40°C to +125°C
OUTS1, OUTS2, OUTS3 to AGND	-0.3V to 6V	Junction Temperature	+150°C
OUTS4 to PGND	-0.3V to PV4+0.3V	Storage Temperature Range	-65°C to +150°C
LX1 to PGND1 (Note 1)	-0.3V to $V_{SUP1}+0.3V$	Lead Temperature Range	+300°C
LX2 to PGND2 (Note 1)	-0.3V to PV2+0.3V		

Note 1: Self-protected against transient voltages exceeding these limits for $\leq 50\text{ns}$ under normal operation and loads up to the maximum rated output current.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITION	TYPICAL RANGE	UNIT
Ambient Temperature Range			-40 to 125	°C

Note: These limits are not guaranteed.

Package Information

20-TQFN-EP

Package Code	T203A3Y+1C
Outline Number	21-100306
Land Pattern Number	90-100103
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction-to-Ambient (θ_{JA})	40.4°C/W
Junction-to-Case Thermal Resistance (θ_{JC})	2.4°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{SUP1} = 13.5V$, $V_{EN23} = V_{EN4} = V_{BIAS}$, $V_{OUT1} = V_{PV2} = V_{PV3} = V_{PV4} = 3.1V$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, unless otherwise noted, Typical values are at $T_A = 25^\circ\text{C}$. (Notes 3 and 4))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{SUP}	Fully Operational	5		36	V
		$T < 1s$			40	

Electrical Characteristics (continued)

($V_{SUP1} = 13.5V$, $V_{EN23} = V_{EN4} = V_{BIAS}$, $V_{OUT1} = V_{PV2} = V_{PV3} = V_{PV4} = 3.1V$, $T_A = -40^\circ C$ to $+125^\circ C$, $T_J = -40^\circ C$ to $+150^\circ C$, unless otherwise noted, Typical values are at $T_A = 25^\circ C$. (Notes 3 and 4))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	I_{SUP}	No load, no switching all four channels		3		mA
UVLO	UVLOR	Rising		4.5	4.9	V
	UVLOF	Falling (default)	3.5	4		
BIAS Voltage		$5.5V \leq V_{SUP} \leq 36V$		5		V
BIAS Current Limit			10			mA
OUT1 (HV BUCK)						
Voltage Accuracy		$5V \leq V_{SUP} \leq 17V$, $I_{OUT1} = 0$ to $1000mA$, $V_{OUT1} = 3.1V$	-1.5		1.5	%
Output Voltage Range		50mV steps (fixed 5V OUT1 available) (Note 2)	3		4	V
High-Side nMOS On-Resistance		$V_{BIAS} = 5V$, $I_{LX1} = 0.3A$		300		m Ω
Low-Side nMOS On-Resistance		$V_{BIAS} = 5V$, $I_{LX1} = 0.3A$		200		m Ω
High-Side Current- Limit Threshold			1.3	1.5	1.7	A
Switching Phase		(Note 2)		0		Deg
OUT1 Discharge Resistance				50		Ω
Soft-Start				0.75		ms
OUT2 (LV BUCK)						
Voltage Accuracy		$3.0V \leq PV2 \leq 5V$, $I_{OUT2} = 0$ to $1200mA$, $V_{OUT2} = 1.8V, 1.1V$	-1.5		1.5	%
Output Voltage Range		12.5mV steps (Note 2)	0.8		3.9875	V
High-Side pMOS On-Resistance		$I_{LX2} = 0.2A$		180		m Ω
Low-Side nMOS On-Resistance		$I_{LX2} = 0.2A$		70		m Ω
High-Side Current- Limit Threshold		1.2A OPTION	1.00	1.20	1.40	A
		2A OPTION	1.60	2.05	2.50	
LX2 Leakage Current		$T_A = +25^\circ C$		0.1		μA
Switching Phase		(Note 2)		180		Deg
LX2 Discharge Resistance				50		Ω
Soft-Start Time				1		ms
Dead Time		$I_{OUT} = 500mA$		2		ns
LX Rise/Fall Time		$I_{OUT} = 500mA$		2		ns
OUT3 (LV BUCK)						
Voltage Accuracy		$3.0V \leq PV3 \leq 5V$, $I_{OUT1} = 0$ to $500mA$, $V_{OUT1} = 1.8V, 1.1V$	-1.5		1.5	%
Output Range		12.5mV steps (Note 2)	0.8		3.9875	V

Electrical Characteristics (continued)

($V_{SUP1} = 13.5V$, $V_{EN23} = V_{EN4} = V_{BIAS}$, $V_{OUT1} = V_{PV2} = V_{PV3} = V_{PV4} = 3.1V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, unless otherwise noted, Typical values are at $T_A = 25^{\circ}C$. (Notes 3 and 4))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
High-Side pMOS On-Resistance		$I_{LX1} = 0.2A$		180		m Ω
Low-Side nMOS On-Resistance		$I_{LX1} = 0.2A$		70		m Ω
High-Side Current- Limit Threshold		1A OPTION	0.80	1.07	1.40	A
		2A OPTION	1.60	2.30	2.90	
LX3 Leakage Current		$T_A = +25^{\circ}C$		0.1		μA
Switching Phase		In phase with BUCK1 (Note 2)		0		Deg
LX3 Discharge Resistance				50		Ω
Soft-Start Time				1		ms
Dead Time		$I_{OUT} = 200mA$ (Note 2)		2		ns
LX Rise/Fall Time		$I_{OUT} = 200mA$		2		ns
OUT4 (LDO)						
Supply Voltage Range	V_{PV4}		2.7		5.5	V
Output Voltage Range	V_{OUT4}	12.5mV steps (Note 2)	0.8		3.9875	V
Voltage Accuracy	V_{OUT4}	$I_{OUT4} = 0A$ to $150mA$, $3.1V \leq PV4 \leq 5V$ (OUT4 voltage accuracy of $\pm 1.5\%$ is guaranteed between 2.5V and 3.5V)	-1.5		1.5	%
Load Transient		15mA to 135mA, 50mA/ μs , $C_{OUT} = 4.7\mu F$	-2.4		2.4	%
Dropout		$I_{OUT4} = 0.15A$, $V_{LDO4} = 2.7V$			180	mV
Current-Limit Threshold			0.35			A
PSRR		$V_{PV4} = 3.1V$, $V_{OUT4} = 2.8V$, $I_{OUT4} = 0.05A$, $f = 1kHz$ (Note 2)		50		dB
OUT4 Discharge Resistance		OUT3 Disabled		70		Ω
Soft-Start Time				1		ms
OSCILLATOR						
Frequency	f_{SW}	Internally generated	2	2.2	2.4	MHz
Spread Spectrum		Factory OTP		± 3		%
THERMAL OVERLOAD						
Thermal Shutdown Temperature		T_J rising (Note 2)		175		$^{\circ}C$
Thermal Shutdown Hysteresis		(Note 2)		15		$^{\circ}C$
RESET						
OV Threshold		Rising	102.4	103.7	105	%
UV Threshold		Falling	95	96.3	97.6	%
Active Hold Period		Factory OTP		18		ms

Electrical Characteristics (continued)

($V_{SUP1} = 13.5V$, $V_{EN23} = V_{EN4} = V_{BIAS}$, $V_{OUT1} = V_{PV2} = V_{PV3} = V_{PV4} = 3.1V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, unless otherwise noted, Typical values are at $T_A = 25^{\circ}C$. (Notes 3 and 4))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Level		3mA, \overline{RESET} = push-pull	OUT3- 0.2			V
Output Low Level		3mA			0.2	V
Output Current Drive at Levels				3		mA
Leakage		$T_A = +25C$ (open-drain)			1	μA
Comparator Delay for Deviation				60		μs
Enable Input (EN23, EN4)						
Input High Level	V_{IH}	Not to exceed V_{BIAS}	1.4			V
Input Low Level	V_{IL}				0.5	V
Input Hysteresis	V_{IHYS}			0.1		V
Input Leakage Current	I_{LKG}	$V_{EN_} = 5.5V$, $T_A = 25^{\circ}C$		9.5		μA
Pulldown resistance				580		$k\Omega$










Note 2: Guaranteed by design; not production tested.

Note 3: Limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage are guaranteed by design and characterization.

Note 4: The device is designed for continuous operation up to $T_J = +125^{\circ}C$ for 95,000 hours and $T_J = +150^{\circ}C$ for 5,000 hours.


Typical Operating Characteristics

($V_{SUP} = 9V$, $T_A = 25^\circ C$, unless otherwise noted)







Typical Operating Characteristics (continued)

($V_{SUP} = 9V$, $T_A = 25^\circ C$, unless otherwise noted)




Typical Operating Characteristics (continued)

($V_{SUP} = 9V$, $T_A = 25^\circ C$, unless otherwise noted)



Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	PGND2	Power Ground for OUT2. Connect all PGND pins together
2	PGND3	Power Ground for OUT3. Connect all PGND pins together
3	LX3	Inductor Connection for BUCK3
4	PV3	Input Voltage for BUCK3
5	OUTS3	BUCK3 Output Voltage-Sense Input
6	PV4	Input Voltage for LDO4
7	OUT4	LDO4 Output. Place a 4.7 μ F or larger X7R ceramic capacitor as close as possible from OUT4 to PGND.
8	$\overline{\text{RESET}}$	Push-Pull or Open-Drain $\overline{\text{RESET}}$ Output, depending on the part number. This output remains low for the 18ms hold time (factory OTP) after all outputs have reached their regulation level (See the Electrical Characteristics table).
9	EN4	Low-Voltage-Compatible Enable Input for LDO4. Pull low to turn off LDO4. Pull high to turn on LDO4.
10	EN23	Low-Voltage-Compatible Enable Input for BUCK2 and BUCK3. Pull low to turn off both bucks. Pull high to turn on both bucks. Delay between BUCK2 and BUCK3 is factory-programmed (0ms, 1ms, 3ms, 10ms).
11	BIAS	5V Regulator Output. Bypass to AGND with a 2.2 μ F or larger X7R ceramic capacitor.
12	AGND	Analog Ground. Connect to the ground plane near the exposed pad.
13	OUTS1	BUCK1 Output Voltage-Sense Input
14	SUP1	IC Supply-Voltage Input and High-Side Connection for BUCK1. Connect a 4.7 μ F or larger X7R ceramic capacitor from SUP1 to PGND1.
15	PGND1	Power Ground for BUCK1. Connect all PGND pins together.
16	LX1	Inductor Connection for BUCK1

Pin Description (continued)

PIN	NAME	FUNCTION
17	BST1	Bootstrap Capacitor Connection for BUCK1. Connect a 0.1 μ F X7R ceramic capacitor between BST and LX1.
18	OUTS2	BUCK2 Output Voltage-Sense Input
19	PV2	Voltage Input for BUCK2
20	LX2	Inductor Connection for BUCK2
-	EP	Exposed Pad. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Functional Diagram



Detailed Description

Summary

The MAX25249 is a high-efficiency, four-output PMIC using three DC-DC converters, and a high-PSRR LDO, with OV/UV monitoring on all outputs. OUT1 is a 1A high-voltage synchronous step-down converter that operates from power over coax or car battery. OUT2 and OUT3 low-voltage synchronous step-down converters operate from OUT1 and provide a 0.8V to 3.9875V output voltage range. OUT2 can deliver 1.2A for high megapixel cameras and high-speed serializers. OUT3 can deliver 1.2A to power the secondary rails of the imager, serializer, and micro. OUT4 is a low-voltage, low-noise, high-PSRR LDO for imager power. All buck outputs achieve $\pm 1.5\%$ output error over load, line, and temperature range. Overvoltage and undervoltage faults are monitored with $\pm 1.3\%$ accuracy around the set voltage and errors are communicated through $\overline{\text{RESET}}$.

Safe-Shutdown Mode

The IC features a safe-shutdown feature in which all outputs are turned off and $\overline{\text{RESET}}$ is held low. For a part without this mode, safe shutdown is still entered during startup when there is an error during BIST check and CRC. If this mode is enabled, safe shutdown will occur even after startup (during normal operation) if an event causes $\overline{\text{RESET}}$ to be triggered or if EN23 or EN4 pins are toggled outside of the allotted window (T1). During this time, BIAS will still remain high. The shutdown is only cleared when input power is cycled.

Startup Check Routine and State Diagram

The device features self-check during initial power up. The internal OV/UV reference is verified and compared against the regulator-loop reference voltage to ensure that OV/UV comparators are working on all outputs. There is also a CRC when the registers are loaded. If status is good, then soft start is initiated, and $\overline{\text{RESET}}$ will toggle high 18ms (factory OTP) after voltage rails reach regulation. If an error occurs, then $\overline{\text{RESET}}$ is latched low until the next power cycle is entered.

The state diagram for start-up sequence is shown in [Figure 1](#).




Figure 1. Start-Up State Diagram

Startup Timing and Soft-Start

V_{OUT1} has a soft-start time of 0.75ms and the other channels start up in 1ms. The sequencing is controlled by the EN23 and EN4 pins, as well as the factory OTP set delay time between V_{OUT2} and V_{OUT3} . If safe-shutdown is enabled (MAX25249B), EN23 and EN4 must be toggled high within T1 of V_{OUT1} reaching regulation. If the timer expires and both EN pins are not high, the IC will power down the outputs until input power is cycled. See [Figure 2](#). For the part with \overline{RESET} only (MAX25249), there is no T1 timer and \overline{RESET} will toggle high as long as either EN23 or EN4 are high. Whenever an EN pin changes state, \overline{RESET} will toggle. See [Figure 3](#).




Figure 2. Startup Timing Diagram for Safe-Shutdown Mode, MAX25249B




Figure 3. Startup Timing Diagram for RESET-Only Mode, MAX25249




Figure 4. Simplified RESET Logic Diagram

RESET Output

The device can be factory-configured with an open-drain or push-pull $\overline{\text{RESET}}$ output that asserts low when any of the output voltages are outside of the UV/OV window, or when supply voltage falls below UV threshold. After all voltages reach the regulated voltage during startup, $\overline{\text{RESET}}$ remains asserted low for an 18ms hold time (factory OTP option of 4.5ms, 9ms, or 18ms). In addition, for a part without safe shutdown, $\overline{\text{RESET}}$ is designed to toggle and remain low for the hold time when one or both of the EN pins are de-asserted. The timing is shown in Figure 5. This pin can be used as an interrupt for an MCU or error-monitoring device to alert the system that a fault has occurred.




Figure 5. $\overline{\text{RESET}}$ During Normal Operation for $\overline{\text{RESET}}$ -Only Mode

Active Pulldown

BUCK2, BUCK3, and LDO4 contain pulldown resistors that activate during shutdown when EN23 or EN4 are toggled low, or if there is a fault that triggers safe shutdown. During startup, if one of the outputs is pre-biased, the pulldown is activated until the rail drops to 0V, at which point the soft-start of the rails begins. This ensures proper sequencing of the rails if there is a long glitch on SUP1.

OV/UV Comparators

All four rails are monitored with overvoltage and undervoltage comparators at the feedback node. These comparators are tested at startup and provide continuous monitoring of output voltages during normal operation. If an error exists, then $\overline{\text{RESET}}$ is pulled low until the OV/UV condition is resolved. The comparators have a built-in filter time (60µs), which prevents short transient voltages that exceed OV/UV threshold from triggering $\overline{\text{RESET}}$.

Spread-Spectrum Option

The IC has a factory-programmable spread spectrum that varies the internal operating frequency by $\pm 3\%$, relative to 2.2MHz (typ). Spread spectrum is offered to improve EMI performance of the devices.

Thermal Shutdown

If an overtemperature condition is detected during power sequencing, the startup will cease and outputs will enter thermal shutdown. Once the temperature is reduced, power sequencing will be restarted. The startup check routine is not re-initiated. If safe shutdown is enabled, the IC will shut down when overtemperature is detected and remain in this state even if the part cools down. The device must be restarted through input power cycling.

Applications Information

Output-Voltage Selection

Output voltages are set at the factory. Default configurations can be found in the [Ordering Information](#).

Other options are available as follows:

Table 1. Output Voltage Options

OUTPUT	VOLTAGE (V)	STEP SIZE (mV)
BUCK1	3–4, 5	50
BUCK2	0.8–3.9875	12.5
BUCK3	0.8–3.9875	12.5
LDO4	0.8–3.9875	12.5

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. A 1 μ F or larger X7R ceramic capacitor is recommended for PV2, PV3, and PV4 pins. For the PV pin, a 4.7 μ F or larger X7R ceramic capacitor minimum is recommended, and it can be adjusted based on application input-voltage-ripple requirements.

Output Capacitor

The MAX25249 is designed to be stable with low-ESR ceramic capacitors. Other capacitor types are not recommended, as the ESR zero can affect stability of the device. The phase margin must be measured on the final circuit to verify that proper stability is achieved. The minimum recommended value for each part number is shown in [Table 2](#).

Table 2. Minimum Output Capacitor Selection

PART NUMBER	COU1 (μ F)	COU2 (μ F)	COU3 (μ F)	COU4 (μ F)
MAX25249ATPA/VY+	10	22	10	4.7
MAX25249BATPB/VY+	10	22	10	4.7

Inductor Selection

The MAX25249 is optimized to be used with inductor values shown in [Table 3](#). These were selected for power-over-coax and car-battery input voltages and common camera-output voltages. Camera systems are space-constrained and require a trade-off in saturation current, case size, and inductor ripple current. The DCR of the inductor plays a major part in the overall system efficiency.

Table 3. Inductor Selection

PART NUMBER	L1	L2	L3
MAX25249ATPA/VY+	2.2	1.5	1.5
MAX25249BATPB/VY+	2.2	1.5	1.5

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching-power loss and clean, stable operation. The MAX25249 EV kit layout should be used as a reference when creating the board layout. Use a multilayer board for better noise immunity and thermal performance. Follow the guidelines below for a good PCB layout:

- Place the input capacitor immediately adjacent to the SUP1 and PV1, PV2, and PV3 pins. Since the IC operates at 2.2MHz switching frequency, this placement is critical for effective decoupling of high-frequency noise from the SUP_ pins.
- Solder the exposed pad to a large copper-plane area under the device. To effectively use this copper area as a heat

exchanger between the PCB and ambient, expose the copper area on the top and bottom side. Add vias on the copper pad for efficient heat transfer. Connect the exposed pad to the ground plane, ideally at the return terminal of the output capacitor.

- Isolate the power components and high-current paths from sensitive analog circuitry.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Connect PGND and AGND together, preferably at the return terminal of the output capacitor.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCB to enhance full-load efficiency and power-dissipation capability.
- Route high-speed switching nodes away from sensitive analog areas. Use internal PCB layers as PGND_ to act as EMI shields, keeping radiated noise away from the device and analog bypass capacitor.

Ordering Information

PART NUMBER	V _{OUT1} (V)	V _{OUT2} (V)	V _{OUT3} (V)	V _{OUT4} (V)	ILIM OUT2/3 (A)	SPREAD SPECTRUM	EN TIMER (ms) (1)	OUT23 DELAY (ms) (2)	RESET HOLD TIME (ms) (1)
Safe-Shutdown Safety Mode, Push-Pull RESET									
MAX25249BATPA/VY+	3.3	1.2	1.8	2.8	1.2 / 1	ON	18	0	18
MAX25249BATPB/VY+	3.1	1.1	1.8	2.8	2 / 1	ON	18	0	18
MAX25249BATPD/VY+	3.8	1.225	1.8	3.3	2 / 1	ON	18	0	18
MAX25249BATPE/VY+	3.7	1.2	1.8	3.3	1.2 / 1	ON	10	0	10
MAX25249BATPF/VY+	3.6	1.1	1.8	3.3	2 / 1	ON	10	1	10
RESET Only Safe Mode, Open-Drain RESET									
MAX25249ATPA/VY+	3.1	1.1	1.8	2.8	2 / 1	ON	N/A	0	18
MAX25249ATPB/VY+	3.1	1.8	1.2	2.9	1.2 / 1	ON	N/A	0	18
MAX25249ATPC/VY+	3.3	1.2	1.8	2.9	1.2 / 1	ON	N/A	0	18
MAX25249ATPD/VY+	3.3	1.1	1.8	2.9	1.2 / 1	ON	N/A	0	18
MAX25249ATPE/VY+	3.8	1.2	1.8	3.3	1.2 / 1	ON	N/A	3	10
MAX25249ATPG/VY+	3.3	1.8	1.2	2.8	1.2 / 1	ON	N/A	1	18
MAX25249ATPH/VY+	3.3	1.2	1.8	2.8	1.2 / 1	ON	N/A	0	18
MAX25249ATPI/VY+	4	1.8	1.2	2.8	1.2 / 1	ON	N/A	1	18
MAX25249ATPK/VY+	3.6	1.1	1.8	3.3	1.2 / 1	ON	N/A	0	18
MAX25249ATPL/VY+	3.6	1.18	1.8	3.3	1.2 / 1	ON	N/A	0	18
MAX25249ATPW/VY+	3.6	1.1	1.0	2.9	1.2/1	ON	N/A	0	18

N Denotes an automotive-qualified part.

Y Denotes side-wettable package

+ Denotes a lead(Pb)-free/RoHS-compliant package.

Note: Contact factory for custom configuration. Factory-selectable features include the following:

(1) Startup EN Timer, RESET Hold Time: 5ms, 10ms, 18ms

(2) OUT23 Delay: 0ms, 1ms, 3ms, 10 ms

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/19	Initial release	—
1	9/19	Updated Electrical Characteristics , Detailed Description , Applications Information , and Ordering Information	3, 4, 13, 15, 17
2	6/20	Updated General Description , Benefits and Features , Simplified Block Diagram , Electrical Characteristics , Pin Configurations , Functional Diagrams , Detailed Description , and Ordering Information	1, 2, 7, 8, 13, 15, 17, 23
3	10/20	Updated General Description , Benefits and Features , Absolute Maximum Ratings , Electrical Characteristics , Detailed Description , and Ordering Information	1, 5, 8, 15, 22
4	3/21	Updated Ordering Information	22
5	6/21	Updated Ordering Information	22
6	7/21	Updated Ordering Information	22
7	9/21	Updated Ordering Information	22
8	1/22	Added MAX25249ATPW/VY+ to Ordering Information	21