

CCM PFC controller with high voltage startup



Features

- · Peak current mode CCM-operated
- 800 V high voltage startup with integrated input voltage sensing
- · Active input filter capacitor discharge
- Proprietary multiplier "emulator" with minimum THD of line current in all operating conditions (CCM and DCM)
- · Extremely few external components
- Protections: feedback loop failure, OVP, OCP, inductor saturation, brown-in, brownout (compliant to medical SMPS standards)
- · Inductor current sense
- Disable and low consumption function
- In-rush current monitoring
- Soft-start for smooth startup
- 1.2% (@ Tj = 25 °C) internal reference voltage
- 65 kHz (A version) and 130 kHz (B version) switching frequency
- · PGOOD OUT and adjustable PGOOD IN
- SSOP10 package

Application

- PFC pre-regulators for:
 - IEC61000-3-2 and JEIDA-MITI compliant SMPS in excess of 1 kW
 - Desktop PC, server, web server, game console
 - High power LED luminaries
 - Industrial and medical SMPS according to IEC 60601-1-2

Product status link L4986 L4986A L4986B L4986ATR L4986BTR

Product summary				
Order codes	Package	Packaging		
L4986A		Tube		
L4986B		Tube		
L4986ATR	SSOP10	Tape and reel		
L4986BTR	.4986BTR	Tape and reel		

Description

The L4986 is a peak current-mode PFC controller for boost converter with a proprietary multiplier "emulator" which in addition to the innovative THD optimizers guarantee very low Total Harmonic Distortion (THD) performance in all operating conditions. The device comes in a pin SO package and offers a high performance/low-component count solution for CCM-operated boost PFC pre-regulators in EN61000-3-2 and JEIDA-MITI compliant applications, in a power range that spans from few hundred W to some kW.

The device, thanks to a proprietary off-time modulator, operates in quasi-fixed frequency in all operating conditions. Two options are available, 65 kHz for A and 130 kHz for B.

The 800 V high voltage start-up block includes also the circuitry to discharge the X-capacitors of the EMI filter to a safe level. This allows the unit to meet safety regulation (such as IEC 61010-1 or IEC 62368-1) without using the traditional discharge resistor in parallel to the X-capacitors.





The device features low consumption and disable functions allowing usage in applications supposed to comply even with the latest energy saving requirements issued by Energy Star, the Department of Energy (DoE) in the United States, the European Code of Conduct, the European Union's Ecodesign Directive, and other guidelines.

In addition to an overvoltage protection able to keep the output voltage under control during transient conditions, the IC is provided also with a protection against feedback loop failures or erroneous settings and boost inductor saturation. The brownout protection function allows to design medical equipment according to the latest regulations driven by IEC 60601-1-2 which requires the output regulation in case of mains dips lasting up to 500 msec. Soft-start limits the peak current.

The PG_IN is an adjustable input comparator suitable for monitoring the PFC output voltage and accordingly driving a logic signal exiting from PG_OUT pin. The totempole output stage, capable of 0.7 A source and 1.5 A sink current, is suitable for big MOSFET or IGBT drive.

DS13768 - Rev 3 page 2/31



1 Block diagram and typical application

COMP

WEEV OVP, FBD, IDLE

FBD

VECCOT

VCC

WIN & multiplier vc(0)

THD-optimizer DCM

VCS, OCT

THD-optimizer VcS, REF(0)

PWM1

R

OVP, FBD, IDLE


FBD

OVP, FBD

OVP

Figure 1. Block diagram

Figure 2. Typical application



DS13768 - Rev 3 page 3/31



2 Pin connection and functions

Figure 3. Pin connection (top view)




Table 1. Pin description

No.	Name	Function
1	VCC	Supply voltage. The internal high voltage start-up generator charges an electrolytic capacitor connected between this pin and GND as long as the voltage on the pin is below the start-up threshold of the IC, after it is disabled and the chip turns on. A bypass capacitor to GND has to be place close to the pins to get a clean bias voltage.
2	GD	Gate driver output. The output stage is able to drive power MOSFETs and IGBTs; it is capable of 0.7 A source current and 1.5 A sink current (typical values).
3	GND	IC ground. Current return for both the signal/bias part of the IC and the gate driver current. All of the ground connections of the bias components should be tied to a track going to this pin and kept separate from any pulsed current return.
		Current sense input. The inductor current is sensed through a resistor R_S on the current return side. The resulting negative voltage is applied to this pin and compared to an internal sinusoidal-shaped reference to determine the turn-off instant of the external power switch. The pin is equipped with an internal current generator (sourced current during power switch on-time); it can be used, by simply adding a series resistor (R_{THD_CCM}) for improved THD in CCM operation.
4	CS	If the voltage on the pin goes below V_{CS_OCP1} (-0.49 V typ.) the internal overcurrent comparator is triggered and terminates the conduction cycle of the external power switch before the normal PWM circuit does. In this way, the peak inductor current is limited at a maximum of 0.49/R _S .
		A second overcurrent level set at V_{CS_OCP2} (-0.75 V typ.) detects abnormal current values (e.g. due to boost inductor saturation) and, on this occurrence, activates a safety procedure that immediately stops the converter activity until the current level reaches the zero-current threshold V_{CS_ZCD} (-10 mV typical value). It allows safe operations also during current surges occurring at power-up or after a mains dip or missing cycle; in fact it allows switching start/restart only when the overcurrent event is definitively over.
		Power good output (open drain).
5	PG_OUT	The pin is actively pulled to ground once the IC is turned on and the FB pin voltage exceeds the internal threshold V_{PGOOD_ON} (2.375 V typ.). If the PG_IN input is lower than the internal threshold V_{PGOOD_OFF} (1.25 V typ.), the PG_OUT pin is set to high impedance.
6	PG_IN	Power good input. The pin is used to set the off-threshold of PGOOD comparator and it is connected to the output voltage resistor divider.
7	FB	Inverting input of the trans-conductance Error Amplifier (OTA).

DS13768 - Rev 3 page 4/31



No.	Name	Function
		The information on the output voltage of the PFC regulator is fed into the pin through a resistor divider so that its voltage is proportional to the instantaneous value of the high voltage bus (V_{BULK}). Under steady-state conditions the voltage on pin sits at the internal reference of the error amplifier (V_{REF} = 2.5 V). If the voltage exceeds the steady-state value by 7% ($V_{FB} > V_{FB_S}$), e.g. due to an output voltage overshoot, the switching activity is stopped until $V_{FB} < V_{FB_R}$ (2.55 V typ.). If the voltage at FB pin is below $V_{FB_FF/EBM}$ (0.5 V typ.) either a failure of the output divider is assumed or the device is externally forced in burst-mode operation. In both cases the PFC controller is stopped with low consumption. See Section 5.7 Idle operation (external burst-mode function) and Section 5.10.6 Feedback failure detection for further details.
8	COMP	Output pin of the trans-conductance Error Amplifier (OTA). A compensation network is placed between this pin and GND to allow stability of the control loop and ensure high PF and THD. To avoid uncontrolled rise of the output voltage at light or zero load, when $V_{COMP} < V_{COMP_S}$ (1 V typ. Burst Mode condition) the gate driver pin (GD) is forced low and the switching activity is stopped. If the Burst Mode condition is triggered when GD is high, the system is allowed to complete the current ON-time and the system stoppage takes place after GD falling edge. The pin can be also used to disable the device by forcing V_{COMP_DIS} (0.7 V typ.) by means of an external pull-down active network.
9	N.C.	High voltage spacer. This pin is not internally connected to isolate the high voltage section and ease compliance with safety regulations (creepage distance) on the PCB.
		High voltage start-up generator input / AC voltage sensing input. The pin, able to withstand 800 V, has to be connected to the AC side of the input bridge via a pair of diodes (1N400x type) to sense the AC input voltage. If the voltage on the pin is higher than V_{HV_START} (29 V typ.), an internal pull-up circuit charges the capacitor connected between the pin VCC and GND. Initially the current is low for safety in case of a shorted VCC, and then it goes to the normal level as far as the VCC pin reaches the start-up threshold (V_{CC_OFF}). The generator is re-enabled when the voltage on the VCC pin falls below the UVLO threshold (V_{CC_OFF}).
10	HV	The pin is used also to sense the AC voltage, which is used by the AC brownout, the input voltage feedforward and the THD-CCM optimizer functions.
		An internal logic circuit detects that the unit has been detached from the power line; if this event occurs then, the HV pin sinks a current to discharge the X-capacitors of the EMI filter to a safe level. This allows the unit to meet safety regulations (such as IEC 61010-1 or IEC 62368-1) without using the traditional discharge resistor in parallel to the X-capacitor, thus saving the associated power losses and enabling ultra-low consumption in stand-by conditions. In case an AC brownout condition is detected the internal generator is alternatively turned on and off and, as a consequence, the voltage at VCC pin cycles between the start-up threshold and the UVLO threshold.

DS13768 - Rev 3 page 5/31



3 Electrical data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
VCC	1	Supply voltage	-0.3 to 30	V
ICC	1	Maximum supply current	0 to 25	mA
GD	2	Gate driver	-0.3 to VCC	V
CS	4	Current sense	-10 to 3.6	V
PG_OUT	5	PGOOD output	-0.3 to VCC	V
PG_IN	6	PGOOD input (IPG_IN < 1 mA)	-0.3 to self-limited	V
FB	7	Input feedback (IFB < 1mA)	-0.3 to self-limited	V
COMP	8	OTA output	-0.3 to 6	V
HV	10	Line voltage input (referred to GND)	-1 to 800	V

Table 3. Recommended operating conditions.

Symbol	Pin	Parameter	Min.	Max.	Unit	Remarks
VCC	1	IC supply voltage	-0.3	24.5	V	Internal clamp at 24.5 V min.
CS	4	Current sense input	-10	3.3	V	
PG_OUT	5	Power good output	-0.3	VCC	V	
PG_IN	6	Power good input	-0.3	3.0	V	Internal clamp at 3 V min.
FB	7	Feedback input	-0.3	3.0	V	Internal clamp at 3 V min.
COMP	8	OTA output	-0.3	5.3	V	Values referred to an externally forced condition
HV	10	High voltage input	-1	600	V	

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R _{th j-amb}	Thermal resistance, junction-to-ambient	120	°C/W
P _{tot}	Power dissipation @Tamb = 50 °C	0.75	W
Tj	Junction temperature operating range	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

DS13768 - Rev 3 page 6/31



4 Electrical characteristics

 $\rm T_{j}$ = -25 to 125 °C, $\rm V_{CC}$ = 15 V, $\rm C_{GD}$ = 1 nF unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
UPPLY VOLTAGE						
V _{CC}	Operating range	After turn-on	10		24.5	V
V _{CC_ON}	Turn-on threshold	Voltage rising ⁽¹⁾	13	14	15	V
V _{CC_OFF}	Turn-off threshold	Voltage falling (1)	8.5	9.0	9.5	V
V _{CC_HVSTUP_OVP}	Turn-on threshold of HVSTUP in OVP state	Voltage falling ⁽¹⁾	10.8	11.5	12.2	V
V _Z	V _{CC} clamp voltage	I _{VCC} = 20 mA ⁽²⁾ 24.5		26	27	V
UPPLY CURRENT		<u> </u>	'			
I _{START_UP}	Start-up current	Before turn-on, V _{CC} = 14 V		400	550	μA
		V _{FB} < V _{FB_FF/EBM}		0.6	0.8	mA
IQ	Quiescent current	V _{FB} = 2.5 V,		0.65	0.85	mA
_		V _{COMP} < V _{COMP} _S				
		$V_{FB} > V_{FB_S}$		0.65	0.85	mA
	Operating supply current	L4986A, $T_{ON} = T_{ON_MIN}^{(3)}$		2.2	2.8	mA
laa		L4986A, HV*T _{ON} = 1.3 ms ⁽⁴⁾		3.8	4.7	mA
Icc		L4986B, $T_{ON} = T_{ON_MIN}^{(3)}$		3.4	4.0	mA
		L4986B, HV*T _{ON} = 0.65 ms ⁽⁴⁾		4.6	5.5	mA
I _{DIS}	Quiescent in disable	V _{COMP} < V _{COMP_DIS}		450	600	μA
IGH-VOLTAGE STA	RT-UP GENERATOR	<u>'</u>	<u>'</u>			
V _{HV}	Breakdown voltage	I _{HV} < 100 μA	800			V
V _{HV_START}	Start voltage	I _{VCC} < 100 μA	22	29	40	V
V _{CC_SO}	VCC switchover threshold		0.55	1	1.4	V
		V _{HV} > 40 V, V _{CC} < V _{CC_SO}	0.7	1	1.3	mA
ı	ON-state charge current	V _{HV} > 40 V,				
I _{HV_ON}	on state shange sament	$V_{CC} > V_{CC_SO}$	5	7	10	mA
		V _{FB} < V _{FB_HVSTUPOFF}				
V _{FB_HVSTUPOFF}	Generator shutdown threshold at FB pin		1.65	1.75	1.85	٧
T _{TOUT}	Generator shutdown timeout	After V _{CC} exceeds V _{CC_ON} & V _{FB} < V _{FB_HVSTUPOFF}	80	100	120	ms
I _{HV_OFF}	OFF-state current consumption	V _{HV} = 400 V		20	25	μA
C BROWNOUT PRO	DTECTION		l l	l.		
V _{HVPK_BO}	Brownout threshold	V _{HV} peak voltage falling ⁽¹⁾ 94		100	106	V
V _{HVPK_BI}	Brown-in threshold	V _{HV} peak voltage rising ⁽¹⁾	V _{HV} peak voltage rising ⁽¹⁾ 103		117	V
T _{DB ACBO}	Brownout debounce time	505		630	755	ms

DS13768 - Rev 3 page 7/31



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
		First time V _{CC} > V _{CC_ON}	0.8	1	1.2	ms
T _{DB_ACBI}	Brown-in debounce time		32	40	48	ms
-CAPACITOR DISC	HARGE FUNCTION					
V _{HV_MIN}	Peak residual voltage	I _{HV_DIS} > 5 mA			45	V
I _{HV_DIS}	Discharge current	V _{HV} = 45 V	5			mA
T _{DECT_XCAP}	Detection time		51	64	77	ms
ERROR AMPLIFIER						
.,		T _j = 25 °C	2.47	2.5	2.53	V
V_{REF}	Voltage feedback input threshold	10 V < V _{CC} < 24.5 V(1)	2.45		2.57	V
I _{FB}	Input bias current	V _{FB} = 0 to 3 V	-0.1	0	0.1	μA
V _{FBCLAMP}	Internal clamp level	I _{FB} = 1 mA	3.0	3.3		V
gm	Transconductance gain	V _{REF} -150 mV < V _{FB} < V _{REF} +150 mV	160	200	240	μS
R _O	Output impedance		5			МΩ
	Source current	V _{COMP} = 3 V, V _{FB} = 1.9 V	0.7	1	1.45	mA
I _{COMP}	Sink current	V _{COMP} = 3 V, V _{FB} = 3.0 V	0.7	1	1.45	mA
	Upper saturation voltage	I _{SOURCE} = 0.2 mA	5.0			
V_{COMP}	Lower clamp voltage	V _{FB} = 3.0 V	0.8		0.9	V
OYNAMIC (D_OVP)	and STATIC (S_OVP) OVERVOLTAGE	PROTECTIONS				
	Burst mode threshold	Voltage falling ⁽¹⁾	0.95	1.00	1.05	
V_{COMP_S}	S_OVP (Static OVP)					V
Vacus	Restart threshold	Valta as visio a(1)	1	1.05	1.1	V
V _{COMP_R}	after S_OVP	Voltage rising ⁽¹⁾	Į.	1.05	1.1	V
V_{FB_S}	D_OVP disable threshold	10 V < V _{CC} < 24.5 V	2.595	2.675	2.755	V
V_{FB}_{R}	Restart threshold after D_OVP	10 V < V _{CC} < 24.5 V	2.44	2.55	2.65	V
DISABLE						
V _{COMP_DIS}	Disable threshold	Voltage falling ⁽¹⁾	0.65	0.7	0.75	V
V _{COMP_EN}	Enable threshold	Voltage rising ⁽¹⁾	0.85	0.9	0.95	V
I _{COMP_DIS}	Pull-up current at disable		8	12	16	μA
CURRENT SENSING)					
		V _{CS} = -0.5 V		15	21	μA
I _{CS}	Leakage bias current	V _{CS} = 0.235 V	7.5	10	14	μA
V _{CS OFS}	CS level shifter offset	CS = 0 V	3	10	17	mV
V _{CS GAIN}	CS level shifter gain	C = -0.5 V	0.94	0.98	1.02	V/V
V _{CS_OCP1}	1st level Overcurrent threshold		-510	-490	-470	mV
	1 st level OCP threshold ramp		1			
T _{SS_OCP1}	up time		104	130	156	ms
		HV > 73 V rising	120	150	180	ns
T _{BLK}	Leading edge blanking	HV < 45 V falling	235	310	385	ns
td _(H-L)	Delay to output				110	ns
V _{CS_OCP2}	2 nd level Overcurrent threshold		-0.80	-0.75	-0.70	V
V _{CS_ZCD}	Zero current threshold		-15	-10	-5	mV

DS13768 - Rev 3 page 8/31



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Uni
CURRENT SENSE D	SCONNECTION			<u> </u>		
V _{CSD}	Current Sense disconnection threshold	Voltage rising	165	200	235	mV
T _{CSD_DB}	Disconnection debounce time		8	10	12	μs
QUIVALENT MULTI						
		V _{HVPK} < 200 V ⁽¹⁾	0.405	0.44	0.475	V/\
K _M	Equivalent multiplier gain	V _{HVPK} > 235 V ⁽¹⁾	0.092	0.10	0.108	V۸
HD CCM-OPTIMIZE	R					
K _{CCM}			0.51	0.55	0.59	Н
EEDBACK FAILURI	PROTECTION/EXTERNAL BURS	T MODE (EBM)	ı	1		
	Feedback failure protection	Voltage falling ⁽¹⁾	460	500	540	m۷
V _{FB_FF} /EBM	(on FB) / External burst mode threshold	Hysteresis		50		m۷
T _{FF/EBM_DB}	FFP/EBM debounce time		1.25	1.8	2.35	μs
	FB current during EBM	V _{FB} < V _{FB_FF/EBM}	70	100	135	μΑ
IFB_EBM	FB current at exit EBM	V _{FB_FF/EBM} < V _{FB} < V _{REF}	0.75	1	1.25	m/
WITCHING FREQUI	ENCY					
	Switching frequency	T _{ON} = 9μs, V _{HVPK} < 200 V				
F _{SW}	(L4986A)	T _{ON} = 3μs, V _{HVPK} > 235 V	60	65	71	kH
	Switching frequency	T _{ON} = 4.5µs, V _{HVPK} < 200 V				
	(L4986B)	T _{ON} = 1.5µs, V _{HVPK} > 235 V	120	130	142	kH:
MAXIMUM ON-TIME						
т	Na diameter Cons	L4986A	32	40	50	μs
T _{ON_MAX}	Maximum on-time	L4986B	16	20	26	μs
INIMUM OFF-TIME						
T _{OFF MIN}	Minimum off-time	L4986A	0.75	1.0	1.35	μs
OFF_MIN	William on-une	L4986B	0.35	0.5	0.75	μs
SATE DRIVER						
V_{OL}	Output low voltage	I _{sink} = 200 mA			0.7	V
<u> </u>	o alpar los rollago	I _{sink} = 5 mA			0.02	V
		15V <vcc<24.5 i<sub="" v,="">source = 5mA</vcc<24.5>	11	12	13	V
V_{OH}	Output high voltage	V _{CC} = 9 V,	7.85			V
		I _{source} = 5 mA	7.00			·
I _{srcpk}	Peak source current			-0.7		Α
I _{snkpk}	Peak sink current			1.5		Α
t _f	Voltage fall Time	V _{GD} from 8 V to 1 V	3	7	15	ns
t _r	Voltage rise Time	V _{GD} from 1 V to 8 V	5	10	15	ns
	UVLO saturation	V _{CC} = 0 V to V _{CC_ON} , I _{sink} = 1mA			1.1	V
POWER GOOD	'	'				
V _{PGOOD_ON}	Power good turn-on threshold	Voltage falling ⁽¹⁾	2.300	2.375	2.450	V
V _{PGOOD_OFF}	Power good turn-off threshold	Voltage falling ⁽¹⁾	1.210	1.250	1.290	V
T _{PGOOD_DB}	Debounce time	Voltage rising on FB	40	50	60	μs

DS13768 - Rev 3 page 9/31



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
		Voltage falling on PG_IN				
V _{PGOOD_CLAMP}	Clamp voltage PG_IN	I _{PG_IN} = 1 mA	3.0	3.3		V
I _{PG_IN}	Leakage	V _{PG_IN} > 200 mV		0.1	0.2	μA
V _{PG_OUT_L}	PG_OUT low voltage	I _{SINK} = 3 mA			0.28	V
I _{PG_OUT}	Leakage	V _{PG_OUT} = V _{CC} - 0.2 V			0.15	μA

- 1. Parameters tracking each other.
- 2. The VCC pin is self-limited by an internal clamp when the device is in switching modality.
- 3. Equivalent to just before burst-mode condition.
- 4. Equivalent to full-load condition.

DS13768 - Rev 3 page 10/31



5 Application information

5.1 Theory of operation

The L4986A/B implements a conventional peak current mode control, based on fixed-off-time (FOT) control technique, with some proprietary circuitries that permit to ideally achieve the same performance of the more complex/expensive average current mode control.

Referring to Figure 4. Control loop connections, the power switch on-time (T_{ON}) is programmed by the output voltage control loop comparing the current sense signal V_{CS} with the internal current reference V_{CS_REF} in order to keep the V_{OUT} regulation; whereas the power switch off-time (T_{OFF}) is programmed by the "OFF-TIME modulator" circuitry in order to keep quasi-fixed the switching frequency F_{SW} in all operating conditions (see Section 5.2 OFF-time modulator for more details).




Figure 4. Control loop connections

The trans-conductance Error Amplifier V/A compares a portion of the output voltage V_{OUT} , brought at its inverting input externally available on pin FB via the resistor divider R_3 - R_4 , with an accurate internal reference V_{REF} (2.5 V typ.) connected to the non-inverting input, and generates an error signal V_C proportional to their difference. If the bandwidth of the error amplifier, essentially determined by the frequency compensation network connected between pin COMP and ground, is narrow enough – typically below 20 Hz – and a steady-state operation is assumed, the V_C error signal available at pin COMP can be regarded as a DC level, at least as a first approximation. The V_C voltage is then used by the "Vin & multiplier estimator" circuitry that, based also on the FW and ZCD signals (see Figure 5 and Figure 6 for more details), generates a voltage expressed by:

Equation 1

(1)

$$V_G(\theta) = V_C K_1 \frac{V_{IN}(\theta)}{V_{OUT}}$$

where K_1 is the circuitry gain (constant term) and $V_{IN}(\theta) = V_{in,pk} sin \theta$ (with $0 \le \theta \le \pi$, as a result of the rectification operated by the input bridge) is the instantaneous line input voltage.

Equation 1 shows as the $V_G(\theta)$ voltage is proportional to the $V_{IN}(\theta)$ input voltage and to the V_C control voltage like in a standard current-mode PFC, but without using the standard multiplier block and without the AC line sensing.

DS13768 - Rev 3 page 11/31



The $V_G(\theta)$ voltage is then managed by the "THD-DCM optimizer" circuitry that acts as a simple gain (K_2) in CCM operation whereas in DCM operation opportunely shapes the $V_G(\theta)$ voltage in order to achieve ideally sinusoidal input current.

Considering the CCM operation, the V_{CS} REF(θ) voltage is then expressed by:

Equation 2

$$V_{CS_REF}(\theta)^{CCM} = V_G(\theta) K_2 = \frac{K_M}{V_{OUT}} V_C V_{IN}(\theta)$$
(2)

where $K_M = K_1 K_2$ is the equivalent multiplier gain (see Electrical characteristics table for details).

The internal current reference voltage $V_{CS_REF}(\theta)$ is then compared with the current sense $V_{CS}(\theta)$ pin voltage (which is internally translated due to negative inductor current sensing) that is opportunely shaped by the "THD-CCM optimizer" in order to achieve sinusoidal input current in CCM operation.

In particular, referring to Figure 4 and Figure 5 during the power switch-on time the "THD-CCM optimizer" circuitry sources a current $I_{THD_CCM}(\theta)$ to the CS pin, generating a voltage across the external R_{THD_CCM} resistor that is subtracted to the inductor current sense voltage R_S $I_L(\theta)$.

The resulting $V_{CS}(\theta)$ voltage, at external power switch turn-off condition, is then:

Equation 3


$$V_{CS}(\theta) = R_S I_{L,PK}(\theta) - R_{THD_CCM} I_{THD_CCM}(\theta) = V_{CS_REF}(\theta)$$
(3)


where the sourced I_{THD} $CCM(\theta)$ current is:

Equation 4

 $I_{THD_CCM}(\theta) = \frac{L_P}{2 K_{CCM}} \Delta I_L(\theta)$ (4)

 L_P is the inductor value, $\Delta I_L(\theta)$ is the inductor current ripple, K_{CCM} (0.55 typ.) is the circuitry gain.





DS13768 - Rev 3 page 12/31



Now considering that the input current $I_{IN}(\theta)$ of the converter is the average value of the inductor current in a switching cycle results:

Equation 5

 $AL(\theta)$ (5)

$$I_{IN}(\theta)^{CCM} = I_{L,PK}(\theta) - \frac{\Delta I_L(\theta)}{2}$$

Selecting the THD-CCM optimizer resistor equal to:

Equation 6

 $R_{\mathcal{C}}$

$$R_{THD_CCM} = K_{CCM} \frac{R_S}{L_P}$$

and replacing equations #2 and #4 in equation #3, after some calculations the inductor peak current results:

Equation 7

 $I_{L,PK}(\theta) = \frac{1}{R_S} \frac{K_M}{V_{OUT}} V_C V_{IN}(\theta) + \frac{\Delta I_L(\theta)}{2}$ (7)

Finally, replacing equation #7 in equation #5, the input current of the converter results:

Equation 8

 $I_{IN}(\theta)^{CCM} = \frac{1}{R_S} \frac{K_M}{V_{OUT}} V_C V_{IN}(\theta)$ (8)

which is sinusoidal and in phase with the $V_{IN}(\theta)$ input voltage (ideally zero-THD and unity-PF).

Considering the DCM operation ($T_R>0$), through geometrical consideration, the input current $I_{IN}(\theta)$ of the converter can be expressed by:

Equation 9

 $I_{IN}(\theta)^{DCM} = \frac{1}{2} I_{L,PK}(\theta) \frac{T_{ON}(\theta) + T_{FW}(\theta)}{T_{ON}(\theta) + T_{FW}(\theta) + T_{R}(\theta)}$ (9)

Equation #9 shows that the term TR>0 introduces distortion if $I_{L,PK}(\theta)$ has a sinusoidal shape like in a standard PFC. Referring to Figure 4, the sinusoidal voltage $V_G\left(\theta\right) = V_C \ K_1 \ \frac{V_{IN}(\theta)}{V_{OUT}}$ is then opportunely shaped by the "THD-DCM" optimizer block, which generates the current reference voltage expressed by:

Equation 10

 $V_{CS_REF}(\theta)^{DCM} = V_G(\theta) \frac{T_{ON}(\theta) + T_{FW}(\theta) + T_R(\theta)}{T_{ON}(\theta) + T_{FW}(\theta)}$ (10)

Replacing equation #1 in equation #10, and considering that in DCM operation the peak of the inductor current is $I_{L,PK}(\theta) = \Delta I_L(\theta)$, after some calculations results:

Equation 11

 $I_{IN}(\theta)^{DCM} = \frac{1}{R_S} \frac{K_M}{V_{OUT}} V_C V_{IN}(\theta)$ (11)

which is sinusoidal and in phase with the $VI_N(\theta)$ input voltage (ideally zero-THD and unity-PF), and it has the same gain like in CCM operation.

5.2 OFF-time modulator

The device embeds a novel OFF-time modulator which is able to achieve quasi-fixed switching frequency in all operating conditions (CCM and DCM operation) and independent from the input/output voltage, the load conditions and the converter's parasitic as the existing modulators.

DS13768 - Rev 3 page 13/31







Figure 7. OFF-time modulator - details

Referring to Figure 7 , once the power switch ON-time is ended (Q signal goes low) the internal switch SW5 is open and the constant current generator I_R starts to charge linearly the capacitor C_R . The resulting voltage V_{RAMP} is compared with the voltage V_{TH_RAMP} , which is generated by the "Constant F_{SW} " circuitry based on the Q signal duration (T_{ON}). As soon as the ramp voltage V_{RAMP} reaches the V_{TH_RAMP} voltage, the flip-flop is set and the external power switch is turned on (Q signal goes high).

In other words, the power switch off-time (T_{OFF}) is modulated based on the on-time information (T_{ON}) to keep cycle-by-cycle constant the resulting switching frequency (F_{SW} =1/ T_{SW} TARGET):

 $T_{OFF} = T_{SW_TARGET} - T_{ON}$.



5.3 High voltage startup

The device embeds a High Voltage (HV) start-up circuitry, based on a high voltage N-channel FET as shown in Figure 10, in order to supply the IC during the initial start-up phase before the self-supply winding is operating.

DS13768 - Rev 3 page 14/31






Figure 10. Embedded high voltage start-up circuitry

As soon as the voltage on the HV pin is higher than V_{HV_START} (29 V typ.), the HV start-up circuitry turns on and starts to source an I_{HV_ON} current (7 mA typ.). This current, minus the device consumption I_{START_UP} before startup (400 μ A typ.), charges the external bypass capacitor connected between VCC pin and ground increasing its voltage almost linearly up to the device turn-on threshold V_{CC_ON} (14 V typ.). To protect the HV-start-up circuitry from excessive power consumption, e.g. for a short-circuit on the VCC pin, the I_{HV_ON} current sourced is 1 mA typical till the VCC pin voltage is lower than V_{CC_SO} (1 V typ.).

Once the VCC pin voltage reaches V_{CC_ON} the device starts operating and to guarantee a reliable startup of the system, the HV current generator I_{HV_ON} is kept on till the output voltage reaches 70% typ. of the programmed value (FB pin higher than V_{FB_HVSTUP} threshold). To protect the HV-start-up circuitry from excessive power consumption, e.g. in case of an overcurrent request, the HV current generator is in any case automatically turned off after the T_{TOUT} timeout (100 ms typ.)

After the start-up phase, the system application should guarantee $V_{CC} > V_{CC_OFF}$. In fact, if the VCC pin voltage drops to V_{CC_OFF} the device shutdown and the HV-start-up is turned on to bring the VCC pin to a voltage V_{CC_ON} and restart the operations performing the soft-start.

5.4 Input line discharge (X-cap discharge function)

In order to guarantee the safety regulations such as IEC 61010-1/IEC 62368-1 without using the traditional discharge resistor in parallel to the X-capacitor, and thus saving also the associated power losses enabling ultra-low consumption in standby conditions, the device embeds an internal logic circuit that detects when the unit has been detached from the power line; if this event occurs then the high voltage start-up generator is turned on to discharge the X capacitors of the EMI filter to a safe level.

In particular, after a detection time T_{DECT_XCAP} (64 ms typ.) from the AC mains disconnection, the X-cap discharge operation is triggered and the internal HV current generator is turned on: a discharge current I_{HV_ON} (5 mA minimum) is drawn from the HV pin ensuring the X-cap discharge until the voltage on the HV pin falls below a safe level (45 V maximum, V_{HV_MIN} parameter in Section 4 Electrical characteristics, Table 5), within the regulation maximum discharging time.

5.5 Soft-start

To limit the in-rush current of the converter at the startup, the device implements a soft startup increasing the peak of the inductor current from zero up to the required value programmed by the control loop to regulate the output voltage.

In particular, the device changes the reference threshold of the first overcurrent comparator (OCP1) from zero up to $V_{CS\ OCP1}$ (-0.49 V typ.) in $T_{SS\ OCP1}$ time (130 ms typ.), as shown in Figure 11.

DS13768 - Rev 3 page 15/31






Figure 11. Soft-start circuitry details

5.6 No load operation (burst-mode function)

To avoid uncontrolled rise of the output voltage at light or zero load, when $V_{COMP} < V_{COMP_S}$ (1 V typ.) the device stops the switching activity and reduces its power consumption. As soon as the $V_{COMP} > V_{COMP_R}$ (1.05 V typical and in tracking with the threshold V_{COMP_S}) the device restarts the switching activity.

If the burst-mode condition is triggered when the gate driver GD is "high", the device completes the current ON-time and the system stoppage takes place after GD falling edge.

During the burst-mode operation, the system application should guarantee $V_{CC} > V_{CC_OFF}$. In fact, if the VCC pin voltage drops down to V_{CC_OFF} , the device shutdown and the HV-startup is turned on to bring the VCC pin to a voltage V_{CC_ON} and restart the operation performing the soft-start.

5.7 Idle operation (external burst-mode function)

The FB pin can be used to implement an external burst-mode (EBM), forcing the pin lower than the internal threshold $V_{FB_FF/EBM}$ (500 mV typ.): the switching activity is stopped and the IC power consumption is reduced (Error Amplifier is also turned off and the COMP pin is forced to "high impedance"). The device restarts switching, without implementing the soft-start, as soon as the FB voltage exceeds the $V_{FB_FF/EBM}$ threshold by 50 mV typ. De-bounce time T_{FF/EBM_DB} (1.8 μ s typ.) is provided to avoid false triggering. Referring to Figure 12, it is worth noting that as soon as the device enters the EBM state (the internal signal EBM_INT is high) a weak pull-up current I_{FB_EBM} (100 μ A typ.) is sourced from the FB pin in order to speed up the FB voltage rising edge when the external pull-down is released. In addition, once the FB voltage exceeds $V_{FB_FF/EBM} + 50$ mV the I_{FB_EBM} current of 100 μ A is increased to 1 mA till the FB pin voltage reaches the final target of 2.5 V (internal V_{REF}). When using the EBM function, the suggested value of the FB filter capacitor C_{FB} is 3.3 nF.

DS13768 - Rev 3 page 16/31




Figure 12. External Burst-Mode (EBM) function – circuit details

During the external burst-mode condition (FB < $V_{FB_FF/EBM}$), the system application should guarantee V_{CC} > V_{CC_OFF} to minimize the power consumption. In fact, in case the VCC pin voltage approaches the device turn-off threshold the internal HV-start-up is turned on to bring V_{CC} voltage to the turn-on threshold V_{CC_ON} .

It is also worth noting that during this condition the PG_OUT state is "frozen" to avoid false PGOOD deactivation (PG_IN is proportional to FB pin that is forced low).




Figure 13. External Burst-Mode (EBM) function - timing

5.8 Disable operation (DISABLE function)

Forcing the COMP pin lower than the internal threshold V_{COMP_DIS} (0.7 V typ.), the device stops the operation and enters into low power consumption. The Error Amplifier is turned off and a weak internal pull-up current I_{COMP_DIS} (10 μ A typ.) is activated. De-bounce time $T_{COMP_DIS_DB}$ (50 μ s typ.) is provided to avoid false triggering.

DS13768 - Rev 3 page 17/31



Referring to Figure 14, releasing the external pull-down the internal pull-up current I_{COMP_DIS} charges the compensation network connected between COMP pin and ground and the COMP voltage starts to increase. As soon as the COMP pin reaches the enable threshold V_{COMP_EN} (0.9V typ.), the device turns on the internal HV-startup current generator to bring VCC voltage to the turn-on threshold V_{CC_ON} and restarts the operation implementing the soft-start.




Figure 14. DISABLE function - circuit details

During the disable condition, due to the absence of energy transferred from the auxiliary winding, the internal HV-startup is intermittently turned on to keep the device supplied between $V_{CC\ OFF}$ and $V_{CC\ ON}$.




Figure 15. DISABLE function - timing

5.9 Power Good (PGOOD function)

The PG_IN is an adjustable input comparator suitable for monitoring the PFC output voltage and, accordingly, driving a logic signal exiting from PG_OUT pin (open drain).

The PG_OUT is actively pulled to ground once the IC is turned on and the FB pin voltage exceeds the internal threshold V_{PGOOD_ON} (2.375 V typ.). Then, as soon as the PG_IN input voltage is lower than the internal threshold V_{PGOOD_OFF} (1.250 V typ.), the PG_OUT pin is set to high impedance.

De-bounce time $T_{PGOOD\ DB}$ (50 μs typ.) is provided to avoid false activation / deactivation.

DS13768 - Rev 3 page 18/31



The PGOOD functionality is also linked to the operating status: PG_OUT is set to high impedance if the device detects the CS disconnection.

Monitoring of the output voltage can be realized using the same resistors divider used to program the output voltage V_{OUT} , as shown in Figure 16.

 V_{OUT} R_{FB} R_{FB}

Figure 16. PGOOD connections

As soon as the VCC pin reaches the V_{CC_ON} turn-on threshold, the device starts up and the PG_OUT pin is internally pulled-low as soon as the output voltage reaches 95% of the programmed voltage V_{OUT} (e.g. $V_{PGOOD_ON} = 2.375$ V vs. $V_{REF} = 2.500$ V target reference of the output voltage control loop).

Once the PG_OUT pin is pulled low the device starts to monitor the PG_IN pin voltage, which is proportional to the output voltage.

Equation 12

$$V_{PG_IN} = V_{OUT} \frac{R_{FB_L1}}{R_{FB_H} + R_{FB_L}}$$

where R_{FB_H} and $R_{FB_L} = R_{FB_L1} + R_{FB_L2}$ resistors are previously selected to program the desired nominal output voltage $V_{OUT\ NOM}$.

As soon as the PG_IN input voltage becomes lower than the internal threshold V_{PGOOD_OFF} (1.250 V typ.), the PG_OUT is deactivated: the corresponding output voltage V_{OUT_PGOFF} can be then programmed selecting opportunely the R_{FB} L₁ resistor:

Equation 13

$$R_{FB_L1} = \frac{V_{PGOOD_OFF}}{V_{OUT} \ PGOFF} \left(R_{FB_H} + R_{FB_L} \right)$$
(13)

DS13768 - Rev 3 page 19/31




Figure 17. PGOOD timing

5.10 Protections

A comprehensive set of protections is embedded to ensure a high level of reliability of the final application without adding extra components and/or circuitry.

5.10.1 AC brown-in (BI function)

At startup, as soon as the VCC pin voltage reaches the V_{CC_ON} turn-on threshold the device monitors the AC line input voltage through the HV pin and starts the operation if the input voltage is higher than the V_{HVPK_BI} brown-in threshold (around 81 Vac). After the first startup, in case of a brown-out/brown-in cycle, as soon as the brown-in is detected the internal HV-startup is turned on to bring VCC voltage to the turn-on threshold V_{CC_ON} .

De-bounce time T_{DB_ACBI} of 1 ms typ. is provided to avoid false triggering at the first startup. After that, the de-bounce time is increased to 40 ms.

5.10.2 AC brownout (BO function)

During the normal operation, in order to protect the PFC pre-regulator from excessive RMS current, if the AC line voltage falls below the V_{HVPK_BO} brownout threshold (around 71 Vac) for at least 630 ms typ. (see T_{DB_ACBO} parameter in Table 5. Electrical characteristics), the switching activity is stopped.

5.10.3 Output overvoltage (OVP function)

To limit an output voltage overshoot, e.g. due to a heavy load release or at startup with light-load, the device stops the switching activity as soon as the instantaneous output voltage V_{OUT} is higher than 7% typ. in respect to the programmed value.

In fact, the device detects an overvoltage condition monitoring the FB pin which is proportional to the instantaneous value of the output voltage VOUT and in steady-state conditions sits at the internal reference of the error amplifier (V_{REF} = 2.5 V).

DS13768 - Rev 3 page 20/31



As soon as the FB voltage exceeds the steady-state value by 7% (VFB > VFB_S), the switching activity is stopped until it gets back close to it ($V_{FB} < V_{FB}$ _R).

De-bounce time $T_{DOVP\ DB}$ (50 μs typ.) is provided to avoid false activation of the protection.

During the OVP condition, to avoid undesired IC shutdown, as soon as the VCC pin voltage falls below the $V_{CC_HVSTUP_OVP}$ threshold (11.5 V typ.) the internal HV-startup is turned on to bring V_{CC} voltage to the turn-on threshold V_{CC_ON} .




Figure 18. OVP timing

5.10.4 Overcurrent (OCP1 function)

To limit the peak inductor current in case of extra request (e.g. heavy load changes), the device implements a cycle-by-cycle overcurrent protection. The device monitors the CS pin during the power switch on-time and as soon as the voltage on the CS pin goes below V_{CS_OCP1} (-0.49 V typ.), the internal overcurrent comparator is triggered and terminates the conduction cycle of the power switch before the normal PWM circuit does. In this way, the peak inductor current is limited to a maximum of 0.49/R_S.

5.10.5 Inductor saturation detection (OCP2 function)

A second overcurrent level set at V_{CS_OCP2} (-0.75 V typ.) detects abnormal current values (e.g. due to boost inductor saturation) and, on this occurrence for two consecutive switching cycles, activates a safety procedure that immediately stops the converter activity until the current level reaches the zero-current threshold (V_{CS_ZCD}).

The zero-current threshold monitor allows safe operations also during current surges occurring at power-up or after a mains dip or missing cycle; in fact it allows switching start/restart only when the overcurrent event is definitively over.

DS13768 - Rev 3 page 21/31






Figure 19. OCP2 timing

5.10.6 Feedback failure detection

The device handles the possible disconnection of both output voltage feedback and input current monitoring. At startup, as soon as the VCC pin voltage reaches the V_{CC_ON} turn-on threshold, the device checks the FB and CS pins:

- if the FB pin voltage is lower than the internal V_{FB_FF/EBM} threshold (0.5 V typ.) a failure of the output divider resistor is assumed (e.g. R_{FB_H} resistor not mounted), then the device stops the switching activity and reduces its consumption.
 - De-bounce time T_{FF/EBM DB} (1.8µs typ.) is provided to avoid false triggering.
- if the CS pin voltage is higher than the internal V_{CSD} threshold (200 mV typ.) a failure of the current sensing resistors is assumed (e.g. R_{THD_CCM} resistor not mounted and/or R_S resistor burned), then the device stops the switching activity and reduces its consumption. A recycle of V_{CC} between the turn-off threshold (V_{CC_OFF}) and the turn-on threshold (V_{CC_ON}) is needed to restart the converter.
 - De-bounce time $T_{CSD\ DB}$ (10 μs typ.) is provided to avoid false triggering .

5.11 Line feedforward

To keep the maximum output power deliverable by the converter almost constant with respect to the AC input voltage, a two-level discrete voltage feedforward is integrated in the controller. Basically, the AC input voltage is monitored through the HV pin and internally compared with a fixed threshold to properly set the value of equivalent multiplier gain K_M (see Table 5. Electrical characteristics for details). The proper operation of the converter, with the right K_M multiplier gain, is guaranteed for an AC input voltage below 142 Vrms and above 166 Vrms.

DS13768 - Rev 3 page 22/31



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SSOP10 package information




Figure 20. SSOP10 package dimensions

Table 6. SSO10 package mechanical data

Symbol	Dimensions(mm)				
Symbol	Min.	Тур.	Max.		
Α	-	-	1.75		
A1	0.10	-	0.25		

DS13768 - Rev 3 page 23/31



Symbol	Dimensions(mm)				
Зушьог	Min.	Тур.	Max.		
A2	1.25	-	-		
b	0.31	-	0.51		
С	0.17	-	0.25		
D	4.80	4.90	5		
E	5.80	6	6.20		
E1	3.80	3.90	4		
е	-	1	-		
h	0.25	-	0.50		
L	0.40	-	0.90		
К	0°	-	8°		

DS13768 - Rev 3 page 24/31



7 Ordering information

Table 7. Order codes

Order code	Package	Package marking	Packaging
L4986A	SSOP10	L4986A	Tube
L4986B	SSOP10	L4986B	Tube
L4986ATR	SSOP10	L4986A	Tape and reel
L4986BTR	SSOP10	L4986B	Tape and reel

DS13768 - Rev 3 page 25/31



Revision history

Table 8. Document revision history

Date	Version	Changes
26-Jul-2021	1	Initial release.
11-Aug-2021	2	Updated Table 5. Electrical characteristics
20-Dec-2021	3	Updated V _{HVPK_BI} parameter value in Table 5 and Application Information section.

DS13768 - Rev 3 page 26/31



Contents

1	Bloc	k diagra	am and typical application	3
2	Pin o	connect	tion and functions	4
3	Elec	trical da	ata	6
	3.1	Absolu	te maximum ratings	6
	3.2	Therma	al data	6
4	Elec	trical ch	naracteristics	7
5	Appl	ication	information	11
	5.1	Theory	of operation	11
	5.2	OFF-tir	me modulator	13
	5.3	High vo	oltage startup	14
	5.4	Input lii	ne discharge (X-cap discharge function)	15
	5.5	Soft-sta	art	15
	5.6	No load	d operation (burst-mode function)	16
	5.7	ldle op	eration (external burst-mode function)	16
	5.8	Disable operation (DISABLE function)		17
	5.9	Power	Good (PGOOD function)	18
	5.10	Protect	tions	20
		5.10.1	AC brown-in (BI function)	20
		5.10.2	AC brownout (BO function)	20
		5.10.3	Output overvoltage (OVP function)	20
		5.10.4	Overcurrent (OCP1 function)	21
		5.10.5	Inductor saturation detection (OCP2 function)	21
		5.10.6	Feedback failure detection	
	5.11	Line fe	edforward	22
6	Pack	age info	ormation	23
	6.1	SSOP1	10 package information	23
7	Orde	ring inf	formation	25
Rev	ision	history		26
Cor	ntents			27



List of tables	 29
List of figures	



List of tables

Table 1.	Pin description4
	Absolute maximum ratings
	Recommended operating conditions
	Thermal data
Table 5.	Electrical characteristics
Table 6.	SSO10 package mechanical data
	Order codes
	Document revision history



List of figures

Figure 1.	Block diagram	. ර
Figure 2.	Typical application	. 3
Figure 3.	Pin connection (top view)	. 4
Figure 4.	Control loop connections	11
Figure 5.	Left key waveforms of the circuit in figure 4 – Switching cycle time scale	12
Figure 6.	Right key waveforms of the circuit in figure 4 – Line cycle time scale	12
Figure 7.	OFF-time modulator - details	14
Figure 8.	Left OFF-time modulator timing – Line cycle time scale	14
Figure 9.	Right OFF-time modulator timing – Switching cycle time scale	14
Figure 10.	Embedded high voltage start-up circuitry	15
Figure 11.	Soft-start circuitry details	16
Figure 12.	External Burst-Mode (EBM) function – circuit details	17
Figure 13.	External Burst-Mode (EBM) function – timing	17
Figure 14.	DISABLE function – circuit details	18
Figure 15.	DISABLE function – timing	18
Figure 16.	PGOOD connections	19
Figure 17.	PGOOD timing	20
Figure 18.	OVP timing	21
Figure 19.	OCP2 timing	22
Figure 20.	SSOP10 package dimensions	23



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS13768 - Rev 3 page 31/31