

Octal interface, 1.8V/3.0V

Features

- CYPRESS™ 45-nm MIRRORBIT™ technology that stores two data bits in each memory array cell
- · Sector architecture options
 - Uniform: Address space consists of all 256KB sectors
 - Hybrid:
 - Configuration 1 Address space consists of thirty-two 4KB sectors grouped either on the top or the bottom while the remaining sectors are all 256KB
 - Configuration 2 Address space consists of thirty-two 4KB sectors equally split between top and bottom while the remaining sectors are all 256KB
- Page programming buffer of 256 or 512 bytes
- OTP secure silicon array of 1024 bytes (32 × 32 bytes)
- Octal interface (8S-8S-8S, 8D-8D-8D)
 - JEDEC expanded serial peripheral interface (SPI) (JESD251) compliant
 - SDR option runs up to 200-MBps (200MHz clock speed)
 - DDR option runs up to 400-MBps (200MHz clock speed)
 - Supports Data Strobe (DS) to simplify the read data capture in high-speed systems
- SPI (1S-1S-1S)
 - JEDEC eXpanded SPI (JESD251) compliant
 - SDR option runs up to 21-MBps (166MHz clock speed)
- · Functional safety features
 - Functional safety ISO26262 ASIL B compliant and ASIL D ready
 - Infineon® Endurance Flex architecture provides High-Endurance and Long Retention Partitions
 - Interface CRC detects errors on communication interface between host controller and SEMPER™ Flash device
 - Data integrity CRC detects errors in memory array
 - SafeBoot reports device initialization failures, detects configuration corruption and provides recovery options
 - Built-in Error Correcting Code (ECC) corrects Single-bit Error and detects Double-bit Error (SECDED) on memory array data
 - Sector erase status indicator for power loss during erase
- · Protection features
 - Legacy block protection (LBP) for memory array and device configuration
 - Advanced sector protection (ASP) for individual memory array sector based protection
- AutoBoot enables immediate access to the memory array following power-on
- Hardware reset through CS# Signaling method (JEDEC) OR individual RESET# pin
- Serial flash discoverable parameters (SFDP) describing device functions and features
- Device identification, manufacturer identification and unique identification
- · Data integrity
 - 256Mb devices
 - Min. 640,000 program-erase cycles for the main array
 - 512Mb devices
 - Min. 1,280,000 program-erase cycles for the main array

Octal interface, 1.8V/3.0V

(infineon

Performance summary

- 1Gb devices
 - Min. 2,560,000 program-erase cycles for the main array
- All devices
 - Min. 300,000 program-erase cycles for the 4KB sectors
 - Minimum 25 years data retention
- · Supply voltage
 - 1.7V to 2.0V (HS-T)
 - 2.7V to 3.6V (HL-T)
- Grade / temperature range
 - Industrial (-40°C to +85°C)
 - Industrial plus (-40°C to +105°C)
 - Automotive AEC-Q100 grade 3 (-40°C to +85°C)
 - Automotive AEC-Q100 grade 2 (-40°C to +105°C)
 - Automotive AEC-Q100 grade 1 (-40°C to +125°C)
- Packages
 - 256Mb and 512Mb: 24-ball BGA 6×8 mm
 - 1Gb: 24-ball BGA 8 × 8 mm

Performance summary

Maximum read rates

Transaction	Initial access latency (Cycles)	Clock rate (MHz)	MBps
SPI Read	0	50	6.25
SPI Read Fast	10	166	20.75
Octal Read SDR (HS-T)	16	200	200
Octal Read SDR (HL-T)	14	166	166
Octal Read DDR (HS-T)	23	200	400
Octal Read DDR (HL-T)	20	166	332

Typical Program and Erase rates

Operation	KBps
256B Page Programming (4KB Sector / 256KB Sector)	595 / 533
512B Page Programming (4KB Sector / 256KB Sector)	753 / 898
256KB Sector Erase	331
4KB Sector Erase	95

Typical current consumption

Operation	HL-T current (mA)	HS-T current (mA)
SDR Read 50MHz	10	10
SDR Read (Octal)	75 (166MHz)	156 (200MHz)
DDR Read (Octal)	75 (166MHz)	156 (200MHz)
Program	50	50
Erase	50	50
Standby	0.014	0.011
Deep Power Down	0.0022	0.0013

Octal interface, 1.8V/3.0V



Data integrity

Data integrity

Program / Erase (PE) endurance - High endurance (256KB sectors)

Sectors in partition	Minimum PE cycles	Minimum retention time	Unit
512 (Default for 1Gb devices)	2,560,000		
508	2,540,000		
504	2,520,000		
256 (Default for 512Mb devices)	1,280,000		
252	1,260,000	2	Years
128 (Default for 256Mb devices)	640,000		
28	140,000		
24	120,000		
20	100,000		

Note Minimum cycles is for entire High Endurance Partition.

Program / Erase endurance - Long retention partition (256KB sectors)

Minimum PE cycles	Minimum retention time	Unit
500	25	Years

Note Minimum cycles is for each sector.

Program / Erase endurance 4KB sector and nonvolatile register array

Flash memory type	Minimum cycles	Unit	Minimum retention time	Unit
	500		25	
Program/Erase cycles per 4KB sector	300,000 Note It is required to restrict the power loss events to 300 times per sector during program or erase operation to achieve the mentioned endurance cycles.	PE cycles	2	Years
Program/Erase cycles per Persistent Protection Bits (PPB) array or nonvolatile register array Note Each write transaction to a nonvolatile register causes a PE cycle on the entire nonvolatile register array.	500	9,	25	

128Mb/256Mb/512Mb/1Gb SEMPER™ Flash



Table of contents



Table of contents

Features	1
Performance summary	
Data integrity	
Table of contents	
1 Pinout and signal description	
2 Interface overview	
2.1 General description	
2.2 Signal protocols	
2.3 Transaction protocol	
2.4 Register naming convention	
2.5 Transaction naming convention	
3 Address space maps	
3.1 SEMPER™ Flash memory array	
3.2 ID address space	25
3.3 JEDEC JESD216 SFDP space	25
3.4 SSR address space	25
3.5 Registers	26
4 Features	28
4.1 Error detection and correction	28
4.2 Infineon® Endurance Flex architecture (wear leveling)	32
4.3 Interface CRC	
4.4 Data integrity CRC	40
4.5 Data protection schemes	
4.6 SafeBoot	
4.7 AutoBoot	
4.8 Read transactions	
4.9 Write transactions	
4.10 Program	
4.11 Erase	
4.12 Suspend and resume embedded operation	
4.13 Reset	
4.14 Power modes	
4.15 Power up and power down	
5 Registers	
5.1 Register naming convention	
5.2 Status register 1 (STR1x)	
5.3 Status register 2 (STR2x)	
5.4 Configuration register 1 (CFR1x)	
5.5 Configuration register 2 (CFR2x)	
5.6 Configuration register 3 (CFR3x)	
5.7 Configuration register 4 (CFR4x)	
5.9 Interface CRC enable register (ICEV)	
5.10 Interface CRC check-value register (ICEV)	
5.11 Memory array data integrity check CRC register (DCRV)	
5.12 ECC status register (ESCV)	ot
5.14 ECC error detection count register (ECTV)	
5.15 Advanced sector protection register (ASPO)	
5.16 ASP password register (PWDO)	
5.17 ASP PPB lock register (PPLV)	
o.±. /.⊙ ₽ took regioter (t t ⊑v/	,

128Mb/256Mb/512Mb/1Gb SEMPER™ Flash Octal interface, 1.8V/3.0V



Table of contents


5.18 ASP PPB access register (PPAV)	89
5.19 ASP dynamic block access register (DYAV)	90
5.20 AutoBoot register (ATBN)	90
5.21 Sector erase count register (SECV)	90
5.22 INT# pin configuration register (INCV) - octal only	91
5.23 INT# pin status register (INSV) - Octal Only	
5.24 Infineon® Endurance Flex architecture selection register (EFXx)	
6 Transaction table	
6.1 SPI (1S-1S-1S) transaction table	95
6.2 SPI (1S-1S-8S) transaction table (HL256T and HS256T only)	
6.3 SPI (1S-8S-8S) transaction table (HL256T and HS256T only)	98
6.4 Octal (8S-8S-8S, 8D-8D-8D) transaction table	
7 Electrical characteristics	
7.1 Absolute maximum ratings	104
7.2 Operating range	
7.3 Thermal resistance	
7.4 Capacitance characteristics	105
7.5 Latchup characteristics	
7.6 DC characteristics	105
7.7 AC test conditions	
8 Timing characteristics	
8.1 Timing waveforms	
9 Device identification	
9.1 JEDEC SFDP Rev D	116
9.2 Manufacturer and device ID	131
9.3 Unique device ID	131
10 Package diagrams	122
11 Ordering information	134
11.1 Valid combinations — standard grade	135
11.2 Valid combinations — automotive grade / AEC-Q100	
Revision history	

Octal interface, 1.8V/3.0V

Pinout and signal description



Pinout and signal description 1



24-ball BGA pinout configuration $^{[1]}$ Figure 1

Octal interface, 1.8V/3.0V

Pinout and signal description



Table 1 **Signal description**

Symbol	Туре	Mandatory / optional	Description
CS#	Input	Mandatory	Chip Select (CS#). All bus transactions are initiated with a HIGH to LOW transition on CS# and terminated with a LOW to HIGH transition on CS#. Driving CS# LOW enables the device, placing it in the active mode. When CS# is driven HIGH, the device enters standby mode, unless an internal embedded operation is in progress. All other input pins are ignored and the output pins are put in high impedance state. On parts where the pin configuration offers a dedicated RESET# pin, it remains active when CS# is HIGH.
СК	Input	Mandatory	Clock (CK) . Clock provides the timing of the serial interface. Transactions are latched on the rising edge of the clock. In SDR protocol, command, address and data inputs are latched on the rising edge of the clock, while data is output on the falling edge of the clock. In DDR protocol, command, address and data inputs are latched on both edges of the clock, and data is output on both edges of the clock.
DS	Output	Mandatory	Read Data Strobe (DS) . DS is used for data read operations only and indicates output data valid for SDR/DDR modes. During a read transaction while CS# is LOW, DS toggles to synchronize data output until CS# goes High.
DQ[7:0]	Input/Output	Mandatory	Serial Data (DQ[7:0]). Bidirectional signals that transfer command, address and data information. Legacy (x1) SPI Interface: DQ[0] is an input (SI) and DQ[1] is an output (SO). Octal (x8) Interface: DQ[7:0] are input and output.
RESET#	Input (weak pull-up)	Optional	Hardware Reset (RESET#). When LOW, the device will self initialize and return to the array read state. DS and DQ[7:0] are placed into the high impedance state when RESET# is LOW. RESET# includes a weak pull-up, meaning, if RESET# is left unconnected it will be pulled up to the HIGH state on its own.
INT#	Output (Open Drain)	Optional	System Interrupt (INT#). When LOW, the device is indicating that an internal event has occurred. This signal is intended to be used as a system level interrupt for the device to indicate that an on-chip event has occurred. INT# is an open-drain output. The recommended pull-up resistor for the INT# outputs is $5 \text{ k}\Omega$ to $10 \text{ k}\Omega$.
V _{CC}	Power supply	Mandatory	Core Power Supply
V _{CCQ}	Power supply	Mandatory	Input / Output Power Supply
V _{SS}	Ground supply	Mandatory	Core Ground
V_{SSQ}	Ground supply	Mandatory	Input / Output Ground
DNU	-	-	Do Not Use.

Note
 1. Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



2 Interface overview

2.1 General description

The CYPRESS™ SEMPER™ Flash Octal family of products are high-speed CMOS, MIRRORBIT™ NOR Flash devices that are compliant with the JEDEC JESD251 eXpanded SPI (xSPI) specification. SEMPER™ is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.

SEMPER™ Flash with Octal Interface devices support both the Octal Peripheral Interface (OPI) as well as Legacy x1 Serial Peripheral Interface (SPI). Both interfaces serially transfer transactions reducing the number of interface connection signals. SPI supports SDR whereas OPI supports both SDR and DDR.

Read operations from the device are burst oriented. Read transactions can be configured to use either a wrapped or linear burst. Wrapped bursts read from a single page whereas linear bursts can read the whole memory array.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4KBs or 256KBs).

SEMPER™ Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256KB sector array, or a hybrid configuration 1 where thirty-two 4KB sectors are either grouped at the top or at the bottom while the remaining sectors are all 256KB, or a hybrid configuration 2 where the thirty-two 4KB sectors are equally split between the top and the bottom while the remaining sectors are all 256KB.

The Page Programming Buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.




Figure 2 Logic block diagram

Octal interface, 1.8V/3.0V

Interface overview



The SEMPER™ Flash with Octal Interface family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the Embedded Algorithm Controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program, and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related Embedded Algorithms.

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of embedded algorithms (EA). The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.

In addition to the mandatory SPI signals CK, CS#, SI/DQ0, SO/DQ1, and DQ[7:2], the SEMPER™ Flash with Octal Interface device also includes RESET#, DS and INT# signals. The RESET# transition from LOW to HIGH returns the device to the default state that occurs after an internal power-on reset (POR). The Data Strobe (DS) is synchronized with the output data during read transactions enabling host system to capture data at high clock frequency operation. The INT# is an open-drain output that can provide an interrupt to the device master to indicate when the device transitions from busy to ready at the end of a program or erase operation or to indicate the detection of an error (ECC) during read.

Infineon Endurance Flex architecture provides system designers the ability to customize the NOR Flash endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

The SEMPER™Flash with Octal interface device supports error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.

The SEMPER™ Flash with Octal Interface device has built-in diagnostic features providing the host system with the device status.

- Program and Erase Operation: Reporting of program or erase success, failure and suspend status
- error detection and correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data Integrity Check: Error detection over memory array contents
- Interface CRC: Error detection over device interface
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- Sector Erase Status: Reporting of erase success or failure status per sector
- Sector Erase Counter: Counts the number of erase cycles per sector



2.2 Signal protocols

2.2.1 SEMPER™ Flash octal and SPI clock modes

The SEMPER™ Flash with Octal interface device can be driven by an embedded microcontroller (bus master) in either of the following two clocking modes:

- Mode 0 with Clock Polarity LOW at the fall of CS# and staying LOW until it goes HIGH at capture input.
- Mode 3 with Clock Polarity HIGH at the fall of CS# then going LOW to HIGH at capture input.

For these two modes, data is latched into the device on the rising edge of the CK signal in SDR protocol and both edges of the CK signal in DDR protocol. The output data in SDR protocol is available on the falling edge of the CK clock signal and the output data in DDR protocol is available on the rising edge of the CK clock signal.

The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.




Figure 3 SPI SDR mode support




Figure 4 Octal SDR mode support

Octal interface, 1.8V/3.0V

Interface overview



For SEMPER™ Flash Octal DDR mode operation, only clock Mode 0 is supported.




Figure 5 Octal DDR mode support

2.3 Transaction protocol

Transaction

- During the time that CS# is active (LOW), the clock signal (CK) is toggled while command information is first transferred on the data (DQ) signals followed by address and data from the host to the flash device. The clock continues to toggle during the transfer of read data from the flash device to the host or write data from the host to the flash device. When the host has transferred the desired amount of data, the host drives the CS# inactive (HIGH). The period during which CS# is active is called a transaction on the bus.
- While CS# is inactive, the CK is not required to toggle.
- The command transfer occurs at the beginning of every transaction. The address, latency cycles, and data transfer phases are optional and their presence depends on the protocol mode or command transferred.

Transaction capture

• CK marks the transfer of each bit or group of bits between the host and memory. Command, address and write data bits transfer occurs on CK rising edge in SDR transactions, or on every CK edge, in DDR transactions.

Note

All attempts to read the flash memory array during a program or erase (embedded operations) are ignored. The
embedded operation will continue to execute without any effect. A very limited set of commands are accepted
during an embedded operation. These are discussed in Suspend and resume embedded operation on page
64.

Protocol terminology

• The number of DQ signals used during the transaction depends on the current protocol mode or command transferred. The latency cycles do not use the DQ signals for information transfer. The protocol mode options are described by the data rate and the DQ width (number of DQ signals) used during the command, address, and data phases in the following format:

WR-WR-WR, where:

- The first WR is the command bit width and rate.
- The second WR is the address bit width and rate.
- The third WR is the data bit width and rate.
- The bit width value may be 1, or 8. R has a value of S for SDR or D for DDR. SDR has the same transfer value during the rising and falling edge of a clock cycle. DDR can have different transfer values during the rising and falling edges of each clock.

Octal interface, 1.8V/3.0V

Interface overview



- Examples:
 - 1S-1S-1S means that the command is 1 bit wide SDR, the address is 1 bit wide SDR, and the data is one bit wide SDR.
 - 8D-8D means that the command, address, and data transfers are always 8 bits wide DDR.

Protocols definition

- Protocol modes defined for the SEMPER™ Flash Octal Interface:
 - 1.1S-1S-1S: One DQ signal used during command transfer, address transfer, and data transfer. All phases are SDR.
 - 2.8S-8S-8S: Eight DQ signals used during command transfer, address transfer, and data transfer. All phases are SDR.
 - 3.8D-8D-8D: Eight DQ signals used during command transfer, address transfer, and data transfer. All phases are DDR.

1S-1S-1S protocol

- The 1S-1S-1S mode is the preferred default protocol following Power-On-Reset (POR), but flash devices can be configured to reset into the Octal mode.
- Each transaction begins with an 8-bit (1-byte) command. The command selects the type of information transfer or device operation to be performed.
- This protocol uses SI/DQ[0] to transfer information from host to flash device and SO/DQ[1] to transfer information from flash device to host. On each DQ, information is placed on the DQ line in Most Significant bit (MSb) to Least Significant bit (LSb) order within each byte. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes are transferred in lowest address to highest address order.
- In 1S-1S-1S, DQ[7:2] are not used for data transfer period. Hence, the DQ[7:2] signals will be high impedance.

1S-1S-8S protocol (HL256T / HS256T Only)

- Each transaction begins with an 8-bit (1-byte) command. The command selects the type of information transfer or device operation to be performed.
- n This protocol uses DQ[7:0] signals. The 8-bit command and address placed on the DQ[0] in MSb to LSb order. Sequential data bytes in SDR are transferred in lowest address to highest address order on DQ[7:0].

1S-8S-8S protocol (HL256T / HS256T Only)

- Each transaction begins with an 8-bit (1-byte) command. The command selects the type of information transfer or device operation to be performed.
- n This protocol uses DQ[7:0] signals. The 8-bit command is placed on the DQ[0] in MSb to LSb order. The LSb of address byte is placed on DQ[0] with each higher order bit on the successively higher numbered DQ signals. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes in SDR are transferred in lowest address to highest address order on DQ[7:0].

8S-8S-8S and 8D-8D-8D protocols

- Each transaction begins with a 16-bit (two same bytes) command. The command selects the type of information transfer or device operation to be performed.
- Supports 4-byte addressing only.
- This protocol uses DQ[7:0] signals. The LSb of each byte is placed on DQ[0] with each higher order bit on the successively higher numbered DQ signals. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes in SDR are transferred in lowest address to highest address order. Sequential data bytes in DDR are transferred only in byte pairs (words) where the byte order depends on the order in which the bytes are written or programmed in that protocol mode. Sequential data bytes are transferred in lowest address to highest address order.



• In this protocol, during the period of data transfer in a read transaction, the Data Strobe (DS) signal is driven by the flash device and transitions are synchronized (Edge aligned in DDR and center aligned in SDR protocol) with the DQ signal data transitions. DS is used as an additional output signal with the same timing characteristics as other data outputs but with the guarantee of transitioning with every data bit transferred.

Serial peripheral interface (SPI, 1S-1S-1S) on page 13 and SPI program transaction with command and octal address, data input (1S-8S-8S) on page 17 show all transaction formats by protocol mode.

Serial peripheral interface (SPI, 1S-1S-1S) 2.3.1




Figure 6 SPI transaction with command input




Figure 7 SPI transaction with command and address input




Figure 8 SPI transaction with command and two input addresses







Figure 9 SPI Program transaction with command, address, and data input



SPI program transaction with command and data input Figure 10




Figure 11 SPI read transaction with command input (output latency)






Figure 12 SPI read transaction with command and address input (output latency)




Figure 13 SPI read transaction with command and address input (no output latency)




Figure 14 SPI transaction with output data sequence (AutoBoot)

(infineon

Interface overview

2.3.2 Octal output interface (Octal, 1S-1S-8S and 1S-8S-8S) (HL256T and HS256T only)




Figure 15 SPI read transaction with command, address and octal output (1S-1S-8S)




Figure 16 SPI program transaction with command, address and octal data input (1S-1S-8S)






Figure 17 SPI program transaction with command and octal address, data input (1S-8S-8S)

2.3.3 Octal peripheral interface (octal, 8S-8S-8S and 8D-8D-8D)




Figure 18 Octal SDR transaction with command input




Figure 19 Octal DDR transaction with command input







Figure 20 Octal SDR transaction with command and address input



Octal DDR transaction with command and address input^[2] Figure 21




Figure 22 Octal SDR transaction with command and two input addresses




Figure 23 Octal DDR transaction with command and two input addresses

Note
2. The LSb of the address always be zero in any Octal DDR transactions with the address input.






Figure 24 Octal SDR program transaction with command, address, and data input





Figure 25 Octal DDR program transaction with command, address, and data input^[3]



Octal DDR program transaction with command, address, and single byte data input $^{[3]}$ Figure 26

Note
3. The LSb of the address always be zero in any Octal DDR transactions with the address input.








Figure 27 Octal SDR read transaction with command and address input (output latency)



Octal DDR read transaction with command and address input (output latency) $^{[4,5]}$ Figure 28



 ${\bf Octal\, DDR\, single\, byte\, read\, transaction\, with\, command\, and\, address\, input\, (output\, latency)^{[6]}}$ Figure 29

Notes

^{4.} The LSb of the address always be zero in any Octal DDR transactions with the address input.5. Read Interface CRC Transaction is supported with Octal DDR only.






Figure 30 Octal SDR transaction with output data sequence (AutoBoot)




Figure 31 Octal DDR transaction with output data sequence (AutoBoot)

Register naming convention 2.4




Figure 32 **Register naming convention**




Figure 33 **Register bit naming convention**

Transaction naming convention 2.5




Figure 34 **Transaction naming convention**

Octal interface, 1.8V/3.0V

Address space maps



3 Address space maps

The HL-T/HS-T family supports 32-bit (4-Byte) addresses only to enable 256Mb or 512Mb or 1Mb density devices. 4-Byte addresses allow direct addressing of up to 4Mb (32Mb) address space. Besides Flash memory array, HL-T/HS-T family includes separate address spaces for Manufacturer ID, Device ID, Unique ID, Serial Flash Discoverable Parameters (SFDP), Secure Silicon Region (SSR), and Registers.




Figure 35 **HL-T/HS-T address space map overview**

3.1 SEMPER™ Flash memory array

The main flash array is divided into units called physical sectors.

The HL-T/HS-T family sector architecture supports the following options:

- 256Mb, 512Mb, 1Gb supports 256KB Uniform sector options
- 256Mb, 512Mb, 1Gb Hybrid sector options
 - Physical set of thirty-two 4KB sectors and one 128KB sector at the top or bottom of address space with all remaining sectors of 256KB
 - Physical set of sixteen 4KB sectors and one 192KB sector at both the top and bottom of the address space with all remaining sectors of 256KB

The combination of the sector architecture selection bits in Configuration Register-1 and Configuration Register-3 support the different sector architecture options of the HL-T/HS-T family. See Registers on page 75 for more information.

256KB uniform sector address map^[7] Table 2

	S	28HL01G	T and S28HS01GT	S2	S28HL512T and S28HS512T S28HL256T a			and S28HS256T	
Sector Size (KB)	Sector Count	Sector Range	Byte Address Range (Sector Starting Address - Sector Ending Address)	Sector Count	Sector Range	Byte Address Range (Sector Starting Address - Sector Ending Address)	Sector Count	Sector Range	Byte Address Range (Sector Starting Address - Sector Ending Address)
'		SA00	00000000h-0003FFFFh		SA00	00000000h-0003FFFFh		SA00	00000000h-0003FFFFh
256	512	:	:	256	:	:	128	:	:
		SA511	07FC0000h-07FFFFFh		SA255	03FC0000h-03FFFFFFh		SA127	01FC0000h-01FFFFFh

Note

^{7.} Configuration: CFR3N[3] = 1.

Octal interface, 1.8V/3.0V

Address space maps



Table 3 Bottom hybrid configuration one thirty-two 4KB sectors and 256KB uniform sectors address map^[8]

	S	28HL01GT	and S28HS01GT	S	28HL512T	and S28HS512T	S	28HL256T	and S28HS256T
Sector size (KB)	Sector count	Sector range	Byte address range (Sector starting address	Sector count	Sector range	Byte address range (Sector starting address	Sector count	Sector range	Byte address range (Sector starting address
			Sector ending address)			Sector ending address)			Sector ending address)
		SA00	00000000h-00000FFFh		SA00	00000000h-00000FFFh		SA00	00000000h-00000FFFh
4	32	:	:	32	:	:	32	:	:
		SA31	0001F000h-0001FFFFh		SA31	0001F000h-0001FFFFh		SA31	0001F000h-0001FFFFh
128	1	SA32	00020000h-0003FFFFh	1	SA32	00020000h-0003FFFFh	1	SA32	00020000h-0003FFFFh
		SA33	00040000h-0007FFFFh		SA33	00040000h-0007FFFFh		SA33	00040000h-0007FFFFh
256	511	:	:	255	:	:	127	:	:
		SA543	07FC0000h-07FFFFFh		SA287	03FC0000h-03FFFFFFh		SA159	01FC0000h-01FFFFFFh

Top hybrid configuration one thirty-two 4KB sectors and 256KB uniform sectors address Table 4 map^[9]

'	S	28HL01GT	and S28HS01GT	S	28HL512T	and S28HS512T	S	28HL256T	and S28HS256T
Sector size (KB)	Sector count	Sector range	Byte address range (Sector starting address - Sector ending address)	Sector count	Sector range	Byte address range (Sector starting address - Sector ending address)	Sector count	Sector range	Byte address range (Sector starting address - Sector ending address)
		SA00	00000000h-0003FFFFh		SA00	00000000h-0003FFFFh		SA00	00000000h-0003FFFFh
256	511	:	:	255	:	:	127	:	:
		SA510	07F80000h-07FBFFFFh		SA254	03F80000h-03FBFFFFh		SA126	01F80000h-01FBFFFFh
128	1	SA511	07FC0000h-07FDFFFFh	1	SA255	03FC0000h-03FDFFFFh	1	SA127	01FC0000h-01FDFFFFh
'		SA512	07FE0000h-07FE0FFFh		SA256	03FE0000h-03FE0FFFh		SA128	01FE0000h-01FE0FFFh
4	32	:	:	32	:	:	32	:	:
		SA543	07FFF000h-07FFFFFh		SA287	03FFF000h-03FFFFFFh		SA159	01FFF000h-01FFFFFFh

Hybrid Configuration 2 Bottom Sixteen and Top Sixteen 4KB Sectors Address Map^[10] Table 5

	<u> </u>						·		
	S	28HL01GT	and S28HS01GT	S28HL512T and S28HS512T			S28HL256T and S28HS256T		
Sector size (KB)	Sector count	Sector range	Byte address range (Sector starting address	Sector count	Sector range	Byte address range (Sector starting address	Sector count	Sector range	Byte address range (Sector starting address
			Sector ending address)			Sector ending address)			Sector ending address)
		SA00	00000000h-00000FFFh		SA00	00000000h-00000FFFh		SA00	00000000h-00000FFFh
4	16	:	:	16	:	:	16	:	:
		SA15	0000F000h-0000FFFFh		SA15	0000F000h-0000FFFFh		SA15	0000F000h-0000FFFFh
192	1	SA16	00010000h-0003FFFFh	1	SA16	00010000h-0003FFFFh	1	SA16	00010000h-0003FFFFh
		SA17	00040000h-0007FFFFh		SA17	00040000h-0007FFFFh		SA17	00040000h-0007FFFFh
256	510	:	:	254	:	:	126	:	:
		SA526	07F80000h-07FBFFFFh		SA270	03F80000h-03FBFFFFh		SA142	01F80000h-01FBFFFFh
192	1	SA527	07FC0000h-07FEFFFFh	1	SA271	03FC0000h-03FEFFFFh	1	SA143	01FC0000h-01FEFFFFh
		SA528	07FF0000h-07FF0FFFh		SA272	03FF0000h-03FF0FFFh		SA144	01FF0000h-01FF0FFFh
4	16	:	:	16	:	:	16	:	:
		SA543	07FFF000h-07FFFFFFh		SA287	03FFF000h-03FFFFFFh		SA159	01FFF000h-01FFFFFFh

Note
8. Configuration: CFR3N[3] = 0, CFR1N[6] = 0, CFR1N[2] = 0.

Note
9. Configuration: CFR3N[3] = 0, CFR1N[6] = 0, CFR1N[2] = 1.

^{10.} Configuration: CFR3N[3] = 0, CFR1N[6] = 1.

Octal interface, 1.8V/3.0V

Address space maps



These are condensed tables that use a couple of sectors as references. There are address ranges that are not explicitly listed. All 4KB sectors have the pattern xxxxx000h-xxxxxFFFh. All 256KB sectors have the pattern xxx00000h-xxxx3FFFFh, xxx40000h-xxx7FFFFh, xx80000h-xxxCFFFFh, or xxD0000h-xxxFFFFFh.

3.2 ID address space

This particular region of the memory is assigned to manufacturer, device, and unique identification:

- The manufacturer identification is assigned by JEDEC. (see Table 90)
- The device identification is assigned by Infineon®. (see Table 90)
- A 64-bit unique number is located in 8 bytes of the Unique Device ID address space. This Unique ID can be used as a software readable serial number that is unique for each device. (see **Table 91**)

There is no address space defined for these IDs as they can be read by providing the respective transactions only. The transactions do not need the address to read these IDs. The data in this address space is read-only data.

3.3 **JEDEC JESD216 SFDP space**

The SFDP standard provides a consistent method of describing the functional and feature capabilities of this serial flash device in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features. The SFDP address space has a header starting at address zero that identifies the SFDP data structure and provides a pointer to each parameter. The SFDP address space is programmed by CYPRESS™ and read-only for the host system. (see Table 86 through Table 89).

Table 6 SFDP overview address map

Byte address	Description			
0000h	Location zero within JEDEC JESD216D SFDP space - start of SFDP header			
,,,	Remainder of SFDP header followed by undefined space			
0100h	Start of SFDP parameter tables The SFDP parameter table data starting at 0100h			
	Remainder of SFDP parameter tables followed by either more parameters or undefined space			

3.4 SSR address space

Each HS/L-T family memory device has a 1024-byte SSR which is OTP address space. This address space is separate from the main flash array. The SSR area is divided into 32 individually lockable, 32-byte aligned and length regions.

In the 32-byte region starting at address zero:

- The sixteen lowest bytes contain a 128-bit random number. The random number cannot be written to, erased or programmed and any attempts will return an PRGERR flag.
- The next four bytes are used to provide one bit per secure region (32 bits in total) to permanently protect once set to "0" from writing, erasing or programming.
- · All other bytes are reserved.

The remaining regions are erased when shipped from CYPRESS™, and are available for programming of additional permanent data.

Octal interface, 1.8V/3.0V

Address space maps



Table 7 SSR address map

Region	Byte address range	Contents	Initial delivery state	
	000h	LSB of CYPRESS™ Programmed Random Number		
			CYPRESS™ Programmed Random Number	
	00Fh	MSB of CYPRESS™ Programmed Random Number		
Region 0	010h to 013h	Region Locking Bits Byte 10h [bit 0] locks region 0 from programming when = 0 Byte 13h [bit 7] locks region 31 from programming when = 0		
	014h to 01Fh	Reserved for Future Use (RFU)	All Bytes = FFh	
Region 1	020h to 03Fh			
Region 2 040h to 05Fh		Available for Hear Drogramming		
•••		Available for User Programming		
Region 31	3E0h to 3FFh			

Registers 3.5

Registers are small groups of memory cells used to configure how the HS/L-T family memory device operates, or to report the status of device operations. The registers are accessed by specific commands and addresses. **Table 8** shows the address map for every available register in this flash memory device.

Register address map Table 8

Function	Register type	Register name	Volatile component address (hex)	Nonvolatile compo- nent address (hex)
Davies status	Status Register 1	STR1N[7:0], STR1V[7:0]	0x00800000	0x00000000
Device status	Status Register 2	STR2V[7:0]	0x00800001	N/A
	Configuration Register 1	CFR1N[7:0], CFR1V[7:0]	0x00800002	0x00000002
	Configuration Register 2	CFR2N[7:0], CFR2V[7:0]	0x00800003	0x00000003
Device configuration	Configuration Register 3	CFR3N[7:0], CFR3V[7:0]	0x00800004	0x00000004
	Configuration Register 4	CFR4N[7:0], CFR4V[7:0]	0x00800005	0x00000005
	Configuration Register 5	CFR5N[7:0], CFR5V[7:0]	0x00800006	0x00000006
Interface CRC	Interface CRC Enable Register	ICEV[7:0]	0x00800008	N/A
	Infineon® Endurance Flex Architecture Selection Register 0 [1:0]	EFX0O[7:0]		0x00000050
	Infineon® Endurance Flex Architecture Selection Register 1 [7:0]	EFX1O[7:0]		0x00000052
	Infineon® Endurance Flex Architecture Selection Register 1 [10:8]	EFX1O[10:8]		0x00000053
	Infineon® Endurance Flex Architecture Selection Register 2 [7:0]	EFX2O[7:0]		0x00000054
Infineon® Endurance Flex architecture	Infineon® Endurance Flex Architecture Selection Register 2 [10:8]	EFX2O[10:8]	N/A	0x00000055
	Infineon® Endurance Flex Architecture Selection Register 3 [7:0]	EFX3O[7:0]		0x00000056
	Infineon® Endurance Flex Architecture Selection Register 3 [10:8]	EFX3O[10:8]		0x00000057
	Infineon® Endurance Flex Architecture Selection Register 4 [7:0]	EFX4O[7:0]]	0x00000058
	Infineon® Endurance Flex Architecture Selection Register 4 [10:8]	EFX4O[10:8]		0x00000059

Octal interface, 1.8V/3.0V



Address space maps

Register address map (Continued) Table 8

Function	Register type	Register name	Volatile component address (hex)	Nonvolatile compo- nent address (hex)	
lateraria di	Interrupt Configuration Register	INCV[7:0]	0x00800068		
Interrupt pin	Interrupt Status Register	INSV[7:0]	0x00800067		
	ECC Status Register	ESCV[7:0]	0x00800089		
	ECC Error Detection Count Register [7:0]	ECTV[7:0]	0x0080008A		
	ECC Error Detection Count Register [15:8]	ECTV[15:8]	0x0080008B	N/A	
Error correction	ECC Address Trap Register [7:0]	EATV[7:0]	0x0080008E		
	ECC Address Trap Register [15:8]	EATV[15:8]	0x0080008F		
	ECC Address Trap Register [23:16]	EATV[23:16]	0x00800040		
	ECC Address Trap Register [31:24]	EATV[31:24]	0x00800041		
	AutoBoot Register [7:0]	ATBN[7:0]		0x00000042	
AutoBoot	AutoBoot Register [15:8]	ATBN[15:8]	N/A	0x00000043	
AULOBOOL	AutoBoot Register [23:16]	ATBN[23:16]	IN/A	0x00000044	
	AutoBoot Register [31:24]	ATBN[31:24]		0x00000045	
	Sector Erase Count Register [7:0]	SECV[7:0]	0x00800091		
rase Count	Sector Erase Count Register [15:8]	SECV[15:8]	0x00800092		
	Sector Erase Count Register [23:16]	SECV[23:16]	0x00800093		
	Data Integrity Check CRC Register [7:0]	DCRV[7:0]	0x00800095	N/A	
Nata Intogrity Chack	Data Integrity Check CRC Register [15:8]	DCRV[15:8]	0x00800096		
Data Integrity Check	Data Integrity Check CRC Register [23:16]	DCRV[23:16]	0x00800097		
	Data Integrity Check CRC Register [31:24]	DCRV[31:24]	0x00800098		
	Advanced Sector Protection Register [7:0]	ASPO[7:0]	N/A	0x00000030	
	Advanced Sector Protection Register [15:8]	ASPO[15:8]	IN/A	0x00000031	
	ASP PPB Lock Register (Persistent Protection Block)	PPLV[7:0]	0x0080009B	N/A	
Protection and	ASP Password Register [7:0]	PWDO[7:0]		0x00000020	
Security	ASP Password Register [15:8]	PWDO[15:8]		0x00000021	
	ASP Password Register [23:16]	PWDO[23:16]	N/A	0x00000022	
	ASP Password Register [31:24]	PWDO[31:24]		0x00000023	
	ASP Password Register [39:32]	PWDO[39:32]		0x00000024	
	ASP Password Register [47:40]	PWDO[47:40]		0x00000025	
Protection and Security	ASP Password Register [55:48]	PWDO[55:48]	N/A	0x00000026	
	ASP Password Register [63:56]	PWDO[63:56]		0x00000027	

Features



4 Features

4.1 Error detection and correction

HL-T/HS-T family devices support error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for error detection and correction during read operations. The ECC is based on a 16-byte data unit. When the 16-byte data unit is loaded into the Program Buffer and is transferred to the 128-bits flash memory array Line for programming (after an erase), an 8-bit Error Correction Code (ECC) for each data unit is also programmed into a portion of the memory array that is not visible to the host system software. This ECC information is then checked during each Flash array read operation. Any 1-bit error within the data unit will be corrected by the ECC logic. The 16-byte data unit is the smallest program granularity on which ECC is enabled.

When any amount of data is first programmed within a 16-byte data unit, the ECC value is set for the entire data unit. If additional data is subsequently programmed into the same data unit, without an erase, then the ECC for that data unit is disabled and the 1-bit ECC disable bit is set. A sector erase is needed to again enable ECC on that data unit.

These are automatic operations transparent to the user. The transparency of the ECC feature enhances data reliability for typical programming operations which write data once to each data unit while also facilitating software compatibility with previous generations of products by still allowing for single-byte programming and bit-walking (in this case, ECC will be disabled) in which the same data unit is programmed more than once.




Figure 36 16-Byte ECC data unit example

SEMPER™ NOR Flash supports 2-bit error detection as the default ECC configuration. In this configuration, any 1-bit error in a data unit is corrected and any 2-bit error is detected and reported. The 16-byte unit data requires a 9-bit Error Correction Code for 2-bit error detection. When 2-bit error detection is enabled, byte-programming, bit-walking, or multiple program operations to the same data unit (without an erase) are not allowed and will result in a Program Error. Changing the ECC mode from 1-bit error detection to 2-bit error detection, or from 2-bit error detection to 1-bit error detection will invalidate all data in the memory array. When changing the ECC mode, the host must first erase all sectors in the device. If the ECC mode is changed without erasing programmed data, subsequent read operations will result in undefined behavior.

Octal interface, 1.8V/3.0V

Features



4.1.1 ECC error reporting

There are five methods for reporting to the host system when ECC errors are detected.

- ECC Data Unit Status provides the status of 1-bit or 2-bit errors in data units.
- ECC Status Register provides the status of 1-bit or 2-bit errors since the last ECC clear or reset.
- The Address Trap Register captures the address location of the first ECC error encountered after POR or reset during memory array read.
- An ECC Error Detection counter keeps a tally of the number of 1-bit or 2-bit errors that have occurred in data units during reads.
- The Interrupt (INT#) output can be enabled to indicate when either a 1-bit or 2-bit error is detected as data is read.

4.1.1.1 ECC data unit status (EDUS)

- The status of ECC in each data unit is provided by the 8-bit ECC Data Unit Status.
- The ECC status transaction outputs the ECC status of the addressed data unit. The contents of the ECC Data Unit status then indicate, for the selected data unit, whether there is a 1-bit error corrected, 2-bit error detected, or the ECC is disabled for that data unit.

Table 9 ECC data unit status

iubic 5	Lee data diffe status					
Bits	Field name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
EDUS[7:4]	RESRVD	Reserved For Future Use	V => R	0000	These bits are Reserved for future use.	
EDUS[3]	ECC2BD	ECC Error 2-bit Error Detection Flag	V => R	0	This bit indicates whether a two bit error is detected in the data unit, if two bit ECC error detection is enabled CFR4V[3] = 1. When CFR4V[3] = 0 and 2-bit error detection is disabled, ECC2BD bit will always be '0'. Note: If 2 bit error detection is enabled (CFR4V[3] = 1), the ECCOFF bit will not be set to 1b while performing single byte programming or bit walking in a data unit that was already partially programmed. An attempt to do such byte programming or bit walking will result in a Program Error. Selection Options: 1 = Two Bit Error detected 0 = No error	
EDUS[2]	RESRVD	Reserved For Future Use	V => R	0	This bit is Reserved for future use.	
EDUS[1]	ECC1BC	ECC Error 1-bit Error Detection and Correction Flag	V => R	0	This bit indicates whether an error was corrected in the data unit. Selection Options: 1 = Single Bit Error corrected in the addressed data unit 0 = No single bit error was corrected in the addressed data unit	
EDUS[0]	ECCOFF	Data Unit ECC Off/On Flag	V => R	0	This bit indicates whether the ECC syndrome is off in the data unit. Selection Options: 1 = ECC is OFFin the selected data unit 0 = ECC is ON in the selected data unit Dependency: CFR4x[3]	

Octal interface, 1.8V/3.0V

Features



4.1.1.2 ECC status register (ECSV)

- An 8-bit ECC Status Register provides the status of 1-bit or 2-bit errors during normal reads since last ECC clear or reset. ECC Status Register does not have user programmable nonvolatile bits, all defined bits are volatile read only bits. The default state of these bits are set by hardware.
- ECC Status Register can be accessed through the Read Any Register transaction. The correct sequence for Read Any Register based ECSV is read as follows:
 - Read data from memory array using any of the Read transaction
 - ECSV is updated by the device
 - Read Any Register of ECSV provides the status of any ECC event since the last clear or reset.
- ECSV is cleared by POR, CS# Signaling Reset, Hardware/Software reset, or a Clear ECC Status Register transaction.

4.1.1.3 ECC error address trap (EATV)

• A 32-bit register is provided to capture the ECC data unit address where an ECC error is first encountered during a read of the flash array. Only the address of the first enabled error type ("2-bit only" or "1-bit or 2-bit" as selected in CFR4N[3]) encountered after POR, hardware reset, or the ECC Clear transaction is captured. The EATV Register is only updated during Read transactions.

The EATV Register contains the address that was accessed when the error was detected. The failing bits may not be located at the exact address indicated in the register, but will be located within the aligned 16-byte ECC data unit where the error was detected. If errors are found in multiple ECC data units during a single read operation, only the address of the first failing ECC unit address is captured in the EATV Register.

When 2-bit error detection is not enabled and the same ECC unit is programmed more than once, ECC error detection for that ECC unit is disabled, therefore no error can be recognized to trap the address.

The Address Trap Register has a valid address when the ECC Status Register (ECSV) bit 3 or 4 = 1.

- The Address Trap Register can be read using the Read Any Register transaction.
- Clear ECC Status Register transaction, POR, or CS# Signaling/Hardware/Software reset clears the Address Trap Register.

4.1.1.4 ECC error detection counter (ECTV)

 A 16-bit register is provided to count the number of 1-bit or 2-bit errors that occur as data is read from the flash memory array. Only errors recognized in the main array will cause the Error Detection Counter to increment.
 ECTV Register is only updated during Read transaction. Read ECC Status transaction does not affect the ECTV Register.

The 16-bit Error Detection Counter will not increment beyond FFFFh. However, the ECC continues to work.

Note that during continuous read operations, when a 1-bit or a 2-bit error is detected, the clock may continue toggling and the memory device will continue incrementing the data address and placing new data on the DQ signals; any additional data units with errors that are encountered will be counted until CS# is brought back HIGH.

During a read transaction only one error is counted for each data unit found with an error. Each read transaction will cause a new read of the target data unit. If multiple read transactions access the same data unit containing an error, the error counter will increment each time that data unit is read.

When 2-bit error detection is not enabled and the same data unit is programmed more than once, ECC error detection for that data unit is disabled so, no error can be recognized or counted.

- The ECC Error Detection Counter Register can be read using the Read Any Register transaction.
- ECTV Register is set to 0 on POR, CS# Signaling/Hardware/Software Reset or with Clear ECC Status Register transaction.

Octal interface, 1.8V/3.0V

Features



4.1.1.5 INT# output

- HL-T/HS-T supports INT# output pin to indicate to the host system that an event has occurred within the flash device. The user can configure the INT# output pin to transition to the active (LOW) state when:
 - 2-bit ECC error is detected
 - 1-bit ECC error is detected
 - Transitioning from the Busy to the Ready state

The INT# pin is only available in BGA package. Operation is controlled with the Interrupt Configuration Register (INCV) where the INT# output (normally HIGH) is enabled. The Interrupt Configuration Register determines when an internal event is enabled to trigger a HIGH to LOW transition on the INT# output pin.

The Interrupt Status Register (INSV) indicates the enabled internal event(s) that have occurred since the last time the INSV was cleared.

If enabled, the INT# output pin will then transition from HIGH to LOW upon the occurrence of an enabled event. Once the host recognizes that INT# has transitioned to the LOW state the INSV Register can be read to determine which internal event was responsible. INT# output status during POR, Hardware Reset, Software Reset, DPD Exit, or CS# Signaling Reset is not valid.

- The INCV and INSV can be accessed through Read Any Register transaction from the SPI and Octal interfaces. Write Any Register transaction to INCV is only supported in the Octal interface.
- The INT# output can be forced to transition back to the HIGH state (returned HIGH by an external pull-up resistance) using the following methods:
 - Disable the INT# output by loading a 1 into bit 7 of the Interrupt Configuration Register.
 - Reset the appropriate bit (by writing a 1) in the INSV bit that indicates which internal event occurred to cause the output to go LOW. All INSV bits that are LOW and are also enabled in the INSV must be reset before the INT# output will return HIGH.
 - The INT# output will also be returned to the default (disabled, High-Z) state with CS# Signaling Reset, Hardware Reset (RESET# = LOW) or a POR. Hardware Reset and POR disable all interrupts by setting the Interrupt Configuration Register back to the default (all interrupts disabled) state.
 - Clearing ECC Status Register after the ECC event forces the INT# output to HIGH state.

4.1.2 ECC related registers and transactions

Table 10 ECC related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Configuration Register - 4 (CFR4N, CFR4V) (see Table 52 on page 83)	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)
ECC Status Register (ECSV) (see Table 58 on page 86)	Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)
ECC Address Trap Register (EATV) (see Table 59 on page 87)	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)
ECC Error Detection Counter Register (ECTV) (see Table 60 on page 87)	Read ECC Status (RDECC_4_0)	Read ECC Status (RDECC_4_0)
Interrupt Configuration Register (INCV) (see Table 68 on page 91)	Clear ECC Status Register (CLECC_0_0)	Clear ECC Status Register (CLECC_0_0)
Interrupt Status Register (INSV) (see Table 69 on page 92)	-	-

Octal interface, 1.8V/3.0V

infineon

Features

4.2 Infineon® Endurance Flex architecture (wear leveling)

Infineon® Endurance Flex architecture allows partitioning of the main memory array into regions which can be configured as either high endurance or long retention. Endurance Flex implements wear leveling in high endurance regions where program/erase cycles are spread evenly across all the sectors which are part of the wear leveling pool. This greatly improves the reliability of the device by avoiding premature wear-out of an individual sector.

Architecturally, Endurance Flex's wear leveling algorithm is based on a mapping of logical sectors to physical sectors. During the lifetime of the part, this mapping is changed to maintain a uniform distribution of program/erase cycles over all physical sectors. The logical to physical mapping information is stored in a dedicated flash array which is updated when sectors are swapped. Sector swaps occur when an erase transaction is given.

Endurance Flex's high endurance region requires a minimum set of 20 sectors. To provide flexibility between configuring long retention, high endurance, or both regions, a four pointer architecture is provided. The factory default setting designates all sectors as high endurance as part of the wear leveling pool with all pointers disabled. The four pointers can be used to form a maximum of five regions which can each be configured as long retention or high endurance.

Figure 37 provides an overview of the Infineon® Endurance Flex architecture. It shows the five possible regions based on different sector architecture.

Note 4KB sectors are not part of the Infineon® Endurance Flex architecture.

Features




Figure 37 Infineon® Endurance Flex architecture overview

Features






Figure 37 Infineon® Endurance Flex architecture overview (Continued)

Region definitions^[11, 12, 13, 14] Table 11

Region	Lower limit	Upper limit
0	Sector 0	Address Pointer 1
1	Address Pointer 1	Address Pointer 2
2	Address Pointer 2	Address Pointer 3
3	Address Pointer 3	Address Pointer 4
4	Address Pointer 4	Highest Sector

11. The pointer addresses must obey the following rules:

Pointer#4 address > Pointer#3 address

Pointer#3 address > Pointer#2 address

Pointer#2 address > Pointer#1 address

12.4KB sectors are excluded.

12.4 hd sections are excluded.

3.1 It is required that the high data endurance and long data retention regions are configured at the time the device is first powered-up by the customer.

Once configured, they can never be changed again.

14. The minimum size of any high endurance region is 20 sectors.

Octal interface, 1.8V/3.0V

Features



4.2.1 Configuration 1: Maximum endurance - single high endurance region

Maximum endurance is achieved when all 256KB sectors are designated as high endurance. All sectors must be designated as high endurance using the Infineon® Endurance Flex pointer architecture. Maximum endurance pointer configuration is shown in Table 12.

Table 12 Endurance Flex pointer values for maximum endurance configuration[15]

Pointer #	Pointer address EPTADn[8:0]	Region type ERGNTn	Pointer enable# EPTEBn	Global region selec- tion GBLSEL	Wear leveling enable WRLVEN
0	N/A	N/A	N/A	1'b1	1'b1
1	9'b11111111	1'b1		N/A	N/A
2	9'b11111111		1'b1		
3	9'b11111111		1 01		
4	9'b11111111				

Configuration 2: Two region selection - one long retention region and 4.2.2 one high endurance region

Sectors for long retention or high endurance must be delineated using the Infineon® Endurance Flex pointer architecture. Region 0 is defined as long retention and consists of 16 sectors. Region 1 is defined as high endurance and has 240 sectors. The pointer setup for two region configuration is shown in **Table 13**. The number of pointers defined is based on the number of regions configured.

Table 13 **Endurance Flex pointer values for two region configuration**

Pointer #	Pointer address EPTADn[8:0]	Region type ERGNTn	Pointer enable# EPTEBn	Global region selec- tion GBLSEL	Wear leveling enable WRLVEN
0	N/A	N/A	N/A	1'b0	1'b1
1	9'b000010000	1'b1	1'b0		N/A
2				N/A	
3	9'b11111111	1'b1	1'b1		
4					

4.2.3 **Endurance Flex related registers and transaction**

Table 14 **Endurance Flex related registers and transactions**

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Infineon® Endurance Flex architecture Selection Registers	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)
(EFX4O,EFX3O,EFX2O,EFX1O,EFX0O) (see Infineon® Endurance Flex architecture selection register (EFXx) on page 92)	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)

Note 15. This is also the default configuration of the device.

Features



4.3 Interface CRC

Interface CRC performs a hardware accelerated CRC calculation on the communication between a host and the device, ensuring the integrity of information transferred. A CRC is an error-detecting code commonly used in devices to detect accidental changes to raw data. Interface CRC protection is a configuration option (ICEV[0] - ITCRCE).

The Interface CRC method in HL-T/HS-T family devices relies entirely on the host to verify the CRC check-value and take appropriate actions. The device calculates the CRC check-value which the host reads using the Read Interface CRC transaction (RDCRC_4_0). The check-value calculated includes all transaction contents while CS# is LOW, namely command, address and data. This CRC checksum can be generated across either a single transaction or a set of transactions. The only limitation is that the data size over which the slave is calculating the CRC checksum must be less than 2³² bits.

The host must also calculate the CRC check-value over the same transaction sequence. When ready, the host can read the device's calculated CRC check-value and compare it with its own. If there is a mismatch, the host can choose to repeat the complete transaction sequence.




Figure 38 CRC calculation overview

Notes

- At the end of the CRC read transaction, the device resets the CRC check-value and reinitializes the CRC polynomial.
 - CRC32 Polynomial: $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^{9} + X^{8} + X^{6} + 1$
- The CRC polynomial between the host and the device must be identical.
- Interface CRC is supported with Octal DDR protocol only.
- The Interface CRC check-value will reset to 0xFFFFFFFh under the following conditions:
 - POR
 - Hardware Reset
 - Software Reset
 - CS# Signaling Reset
 - A read of the Interface CRC check-value
- Exit from Deep Power Down

Octal interface, 1.8V/3.0V

Features



Notes

- If a transaction is aborted before the command is legally received, i.e. the transfer length is cut short by CS# de-asserting early the transferred data will still be clocked into the CRC check-value, but it is no longer guaranteed. When using Interface CRC, only valid, non-aborted transactions must be used.
- It is required to read Interface CRC value before any Volatile Status Register read and Clear Interface CRC value after any Volatile Status Register read(s).
- When Interface CRC is disabled, the interface CRC register value becomes indeterminate. It is recommended to read the interface CRC register before disabling the interface CRC feature, and again after enabling the interface CRC feature to re-initialize the CRC calculation.

4.3.1 Read

The read operation is performed when the host specifies the READ transaction while CS# is LOW. The device then provides the data from the memory based on the address. Any number of bytes can be read (burst reads) to consecutive addresses without issuing a new READ transaction.

For transaction protection, the device performs the CRC over the entire transaction sequence (CS# LOW state) using the CRC32 polynomial. Once the CS# is brought HIGH, the CRC calculation is stopped and the check-value latched into the CRC Register. If multiple READ transactions are executed by the host, the device continues updating the CRC check-value between every CS# LOW cycle.




Figure 39 Read CRC Protection

Note Back to back Interface CRC read transaction will not show the CRC checksum value being reset. At the end of each read interface CRC register transaction, the interface CRC register will get reset and updates itself with new CRC checksum value after getting a transaction with valid input data for at least three clock cycles.

Octal interface, 1.8V/3.0V

Features



4.3.2 Program / erase

The program operation is performed when the host specifies a program transaction while CS# is LOW. Up to 256 bytes / 512 bytes can be written (burst writes) to consecutive addresses without issuing a new program transaction. The erase operation is performed when the host specifies an erase transaction while CS# is LOW. Either a single sector or the complete device can be erased.

For transaction protection, the slave device will perform the CRC over the entire instruction sequence (CS# LOW state) using the proposed CRC32 polynomial. Once the CS# is brought HIGH to complete the Program / Erase transaction, the CRC calculation will be stopped and the checksum latched into the CRC Register. If multiple Program / Erase transactions are executed by the host, the slave will continue updating the CRC checksum between every CS# LOW cycle.




Figure 40 Program CRC Protection

The host device will read the CRC checksum from the slave device using the Read Interface CRC transaction. The slave device will include the RDCRC_4_0 transaction as part of the CRC checksum and then place the checksum data on the data bus. If the host device upon receiving the slave's CRC checksum finds a mismatch with its own calculated CRC checksum, it can re-issue the Program / Erase transaction to the slave device. For Flash, multiple Program / Erase to the same location due to CRC checksum errors will affect data endurance. **Figure 41** shows the solution to this issue.






Figure 41 **Interface CRC Flow for PROGRAM and ERASE Transactions**

Interface CRC related registers and transaction 4.3.3

Table 15 **Interface CRC related registers and transactions**

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Interface CRC Enable Register (ICEV) (see Table 55 on page 85)	N/A	Read Interface CRC Register (RDCRC_4_0)	

Octal interface, 1.8V/3.0V

Features



4.4 Data integrity CRC

HL-T/HS-T family devices have a group of transactions to perform a hardware accelerated CRC calculation over a user defined address range in the memory array. The calculation is another type of embedded operation similar to programming or erase in which the device is busy while the calculation is in progress. The CRC operation uses the same CRC32 polynomial as Interface CRC to determine the CRC check-value.

CRC32 Polynomial:
$$X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^{9} + X^{8} + X^{6} + 1$$

The check-value generation sequence is started by entering the DICHK_4_1 transaction. The transaction includes loading the beginning address into the CRC Start Address Register and identifying the beginning of the address range that will be covered by the CRC calculation. The transaction also includes loading the ending address into the CRC End Address Register. Bringing CS# HIGH starts the CRC calculation. The CRC process calculates the check-value on the data contained at the starting address through the ending address.

During the calculation period the device goes into the Busy state (STR1V[0] - RDYBSY = 1). Once the check-value calculation is completed, the device returns to the Ready state (STR1V[0] - RDYBSY = 0) and the calculated check-value is available to be read. The check-value is stored in the Data Integrity CRC Register (DCRV[31:0]) and can be read using Read Any Register transaction.

The check-value calculation can only be initiated when the device is in Standby State; and once started it can be suspended with the CRC Suspend transaction (SPEPD_0_0) to read data from the memory array. During the Suspended state the CRC Suspend Status Bit in the Status Register 2 will be set (STR2V[4] - DICRCS = 1). Once suspended, the host can read the Status Register, read data from the array and can resume the CRC calculation by using the CRC Resume transaction RSEPD_0_0.

The Ending Address (ENDADD) must be at least two addresses higher than the Starting Address (STRADD). If ENDADD < STRADD + 3, the check-value calculation will abort and the device will return to the Ready state (STR1V[0] - RDYBSY = 0). Data Integrity CRC abort status bit will be set (STR2V[3] - DICRCA = 1) to indicate the aborted condition. The DICRCA bit can be cleared, once set, by Software reset or a valid subsequent CRC command execution. If ENDADD < STRADD + 3, the check-value will hold indeterminate data.

Note Any invalid transaction during CRC check-value calculation can corrupt the check-value data.

4.4.1 Data integrity check related registers and transactions

Table 16 Data integrity CRC related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Data Integrity Check (DICHK_4_1)	Data Integrity Check (DICHK_4_1)	
Status Register 2 (STR2V) (see Table 44 on page 78)	Suspend Erase/Program/Data Integrity Check (SPEPD_0_0)	Suspend Erase/Program/Data Integrity Check (SPEPD_0_0)	
Data Integrity CRC Check-Value Register (DCRV) (see Table 57 on page 86)	Resume Erase/Program/ Data Integrity Check (RSEPD_0_0)	Resume Erase/Program/ Data Integrity Check (RSEPD_0_0)	



4.5 Data protection schemes

Data protection is required to safeguard against unintended changes to stored data and device configuration. This includes inadvertent erasing or programming the memory array as well as writing to the configuration registers, which can alter the functionality of the device. Three types of protection schemes are discussed which range from protecting either a single or a group of sectors to either a portion or the complete memory array.

Figure 42 shows an overview of different protection schemes along with applicable data regions.




Figure 42 Data protection and security (write/program/erase) schemes

4.5.1 Legacy block protection (LBP)

The Legacy Block Protection (LBP), is a block based data protection scheme. LBP supports compatibility with legacy serial NOR Flash devices. LBP provides protection for data in the memory array and device configuration by protecting Status and Configuration registers.

4.5.1.1 Memory array protection

The protection for the memory array is with block size selection which is achieved through a combination of bits present in the Status Register 1 (STR1N[4:2]/STR1V[4:2] - LBPROT[2:0]) and Configuration Register 1 (CFR1N[5]/CFR1V[5] - TBPROT). **Table 17** provides the LBP memory array block selection summary



Table 17 Legacy block memory array protection selection

CFR1N[5]/CFR1 V[5] TBPROT	STR1N[4]/STR1 V[4] LBPROT[2]	STR1N[3]/STR1 V[3] LBPROT[1]	STR1N[2]/STR1 V[2] LBPROT[0]	Memory array block size	256Mb (KBs)	512Mb (KBs)	1Mb (KBs)
0	0	0	0	None	0	0	0
0	0	0	1	Upper 64th	512	1024	2048
0	0	1	0	Upper 32nd	1024	2048	4096
0	0	1	1	Upper 16th	2048	4096	8192
0	1	0	0	Upper 8th	4096	8192	16384
0	1	0	1	Upper 4th	8192	16384	32768
0	1	1	0	Upper Half	16384	32768	65536
0	1	1	1	All sectors	32768	65536	131072
1	0	0	0	None	0	0	0
1	0	0	1	Lower 64th	512	1024	2048
1	0	1	0	Lower 32nd	1024	2048	4096
1	0	1	1	Lower 16th	2048	4096	8192
1	1	0	0	Lower 8th	4096	8192	16384
1	1	0	1	Lower 4th	8192	16384	32768
1	1	1	0	Lower Half	16384	32768	65536
1	1	1	1	All sectors	32768	65536	131072

4.5.1.2 Configuration protection

LBP has selection bits in Configuration Register 1 (CFR1N[4,0]/CFR1V[4,0] - PLPROT, TLPROT), which either permanently or temporarily protect Status and Configuration registers, thereby again protecting the device's configuration. The temporary protection remains in effect until the next power down or hardware reset or CS# signaling reset.

Table 18 Option 2 - Legacy block configuration protection selection^[16]

CFR1N[4]/ CFR1V[4] PLPROT	CFR1N[0]/ CFR1V[0] TLPROT	Register protection status		
0	0	Status and Configuration registers are unprotected		
1	Х	Status and Configuration registers are permanently protected (TBPROT, LBPROT[2:0], SP4KBS, TB4KBS)		
0	1	Status and Configuration registers are Protected till next Power down (TBPROT, LBPROT[2:0], SP4KBS, TB4KBS)		

Note

4.5.1.3 Legacy block protection flowchart

The LBP protection scheme flowchart is shown in Figure 43.




Figure 43 Legacy block protection flowchart

^{16.} Protecting the configuration also protects the memory array blocks which have been selected for protection.



4.5.1.4 LBP related registers and transactions

Table 19 LBP related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)	
	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)	
Configuration Register 1 (CFR1N, CFR1V) (see Table 45 on page 79)	Read Status Register 1 (RDSR1_0_0)	Read Status Register 1 (RDSR1_4_0)	
(Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)	

4.5.2 Advanced sector protection (ASP)

The advanced sector protection scheme allows each memory array sector to be independently controlled for protection against erasing or programming, either by volatile or nonvolatile locking features. The nonvolatile locking configuration can also be locked, as well as password-protected.

The main memory array sectors are protected against erase and program by volatile (DYB) and nonvolatile (PPB) protection bit pairs. Each DYB/PPB bit pair can be individually set to '0' protecting the related sector or cleared to '1' unprotecting the related sector. DYB protection bits can be set and cleared as often as needed whereas PPB bits being nonvolatile must adhere to their respective technology based endurance requirements. **Figure 44** shows an overview of ASP.




Figure 44 Advanced sector protection (Nonvolatile)




Figure 45 DYB and PPB protection control



ASP provides a rich set of configuration options producing multiple data protection schemes which can be employed based on design or system needs. These configuration options are discussed in **Configuration protection on page 44** through **ASP related registers and transactions on page 49**.

4.5.2.1 Configuration protection

ASP provides provisions to protect device's configuration through Persistent Protection scheme. Selecting bit 1 in Advanced Sector Protection Register (ASPO[1] - ASPPER) selects the Persistent Protection scheme and protects the following registers or register bits from write or program.

- CFR1V[6,5,4,2]/CFR1N[6,5,4,2] SP4KBS, TBPROT, PLPROT, TB4KBS
- CFR3N[3]/CFR3V[3] UNHYSA
- ASPO[15:0]
- PWDO[63:0]

The Persistent Protection scheme flowchart is shown in Figure 46.




Figure 46 Persistent protection scheme flowchart

Octal interface, 1.8V/3.0V

Features



4.5.2.2 Dynamic DYB (volatile) sector protection

Dynamic Protection Bits (DYB) are volatile and unique for each sector and can be individually modified. DYBs only control protection for sectors that have their PPBs cleared. By issuing the DYB Write transaction, the DYB are set to 0 or cleared to 1, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYB can be set to 0 or cleared to 1 as often as needed

In Dynamic Sector Protection scheme, an option is provided to reset all DYB volatile protection bits to '0' upon power up (protected), essentially protecting all sectors from erase or program. Selecting bit 4 in the Advanced Sector Protection Register (ASPO[4] - ASPDYB) selects the Dynamic Protection (DYB) for all sectors at power-up protection scheme. These DYB bits can be individually set to '1', if desired. The Dynamic Sector Protection scheme flowchart showing power up protection is shown in **Figure 47**.




Figure 47 Dynamic sector protection scheme flowchart

4.5.2.3 Permanent/temporary PPB (nonvolatile) sector protection

Each nonvolatile bit (PPB) provides nonvolatile protection for an individual memory sector, which remains locked (protection enabled) until its corresponding bit is cleared to 1. There are two options to control the PPB based nonvolatile selection in ASP, namely Permanent and Temporary.

4.5.2.4 Permanent PPB protection scheme

The PPB are located in a separate nonvolatile flash array. One of the PPB bits is assigned to each sector. When a PPB is programmed to 0 its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire PPB sector must be erased at the same time. Programming a PPB bit requires the typical word programming time. During a PPB bit programming operation or PPB bit erasing, the Status Register can be accessed to determine when the operation has completed. Erasing all the PPBs requires typical sector erase time.

Permanent PPB based protection scheme, as the name applies, is permanent and can never be altered. Once the PPB architecture is decided, selecting bit 0 in Advanced Sector Protection Register (ASPO[0]) enables the Permanent Protection for all PPB bits essentially disabling all PPB erase and program operations. ASPO is also protected from write or program.

The Permanent PPB Protection scheme flowchart is shown in Figure 48.

Octal interface, 1.8V/3.0V

Features






Figure 48 **Permanent PPB sector protection flowchart**

Temporary PPB protection scheme 4.5.2.5

PPB based nonvolatile protection architecture can be temporarily locked where erasing and programming of the individual PPB bits is inhibited. The Persistent Protection Lock Bit (PPBLock) is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed. There is only one PPB Lock Bit per device. The PPBLock transaction (WRPLB_0_0) is used to clear the bit to 0. The PPB Lock Bit must be cleared to 0 only after all the PPBs are configured to the desired settings. The PPB Lock Bit is set to 1 during POR or a Hardware Reset. When cleared with the PPBLock transaction, no software command sequence can set PPBLock, only another Hardware Reset or Power-Up can set PPBLock.

Note Temporary PPB Protection does not require any ASP configuration.

Password protection scheme 4.5.2.6

Password Protection scheme allows an even higher level of security by requiring a 64-bit password for setting PPBLock. In addition to this password requirement, after Power-Up or Hardware Reset, the PPB Lock Bit is cleared to 0 to ensure protection at Power-Up. Successful execution of the Password Unlock command by entering the entire password sets the PPB Lock Bit to 1, allowing for sector PPB modifications. Selecting bit 2 in Advanced Sector Protection Register (ASPO[2] - ASPPWD) selects the Password Protection scheme. Password Protection scheme also protects ASPO from write or program.

Note A password must be programmed before selecting the password protection scheme. The password unlock SPI transaction (PWDUL_0_1) or Octal transaction (PWDUL_4_1) is used to provide a password for comparison. The Password Protection scheme flowchart is shown in Figure 49.






Figure 49 Password protection scheme flowchart



4.5.2.7 Read password protection scheme

The Read Password Protection scheme replaces the Password Protection scheme and provides the most data protection. The Read Password Protection scheme enables protecting the Flash Memory Array from read, program, and erase. Only the lowest or highest (256-KB) sector address range, selected by bit 5 of Configuration Register 1 (CFR1x[5] - TBPROT), remains readable until a successful Password Unlock transaction is complete. A '0' selects from the top most sector and a '1' selects from the bottom most sector irrespective of the sector address supplied in the read transaction. Note that reads from the read-protected portion of the array will alias back to the readable sector.

Note A password must be programmed before selecting the Read Password protection scheme. The password unlock SPI transaction (PWDUL_0_1) or Octal transaction (PWDUL_4_1) is used to provide a password for comparison. The Read Password Protection scheme flowchart is shown in **Figure 50**.




Figure 50 Read password protection scheme flowchart

4.5.2.8 PPB Bits - OTP selection

ASP provides a configuration option to permanently disable the PPB erase transaction (ERPPB_0_0). This makes all PPB bits one-time programmable. With this option, once the PPB protection is selected, it can never be changed. Selecting bit 3 in Advanced Sector Protection Register (ASPO[3] - ASPPPB) makes PPB bits OTP.



4.5.2.9 General ASP guidelines

- Persistent protection (ASPPER) and Password protection (ASPPWD) are mutually exclusive only one option can be programmed.
- Read Password protection (ASPRDP) if desired, must be programmed at the same time as Password protection (ASPPWD).
- Once the password is programmed and verified, the Password Protection scheme (ASPPWD) must be programmed (to 0) to prevent reading the password.
- When the Read Password scheme and Password Protection scheme are enabled (i.e. ASPO[5] ASPRDP, ASPO[2]
 ASPPWD are programmed to 0), then all addresses are redirected to the Boot Sector until the password unlocking sequence is properly entered with the correct password. At which time, the Read Password Mode is disabled and all addressing will select the proper location.
- Programming memory spaces or writing registers is not allowed when Read Password Protection Mode is active.

4.5.2.10 ASP related registers and transactions

Table 20 ASP related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Advanced Sector Protection Register (ASPO) (see Table 61 on page 88)	Read Dynamic Protection Bit (RDDYB_4_0)	Read Dynamic Protection Bit (RDDYB_4_0)	
	Write Dynamic Protection Bit (WRDYB_4_1)	Write Dynamic Protection Bit (WRDYB_4_1)	
	Read Persistent Protection Bit (RDPPB_4_0)	Read Persistent Protection Bit (RDPPB_4_0)	
	Program Persistent Protection Bit (PRPPB_4_0)	Program Persistent Protection Bit (PRPPB_4_0)	
	Erase Persistent Protection Bit (ERPPB_0_0)	Erase Persistent Protection Bit (ERPPB_0_0)	
Configuration Posistor 1 (CER1N CER1V)	Write PPB Protection Lock Bit (WRPLB_0_0)	Write PPB Protection Lock Bit (WRPLB_0_0)	
Configuration Register 1 (CFR1N, CFR1V) (see Table 45 on page 79)	Read Password Protection Mode Lock Bit (RDPLB_0_0)	Read Password Protection Mode Lock Bit (RDPLB_4_0)	
	Password Unlock (PWDUL_0_1)	Password Unlock (PWDUL_4_1)	
	Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)	
	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)	
	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)	

4.5.3 Secure silicon region (SSR)

Secure silicon region is a 1024 byte memory region (separate from the main memory array). The 1024 bytes are divided into 32, individually lockable 32-byte regions. **Figure 51** provides an overview of SSR.




Figure 51 OTP protection (Nonvolatile)

Octal interface, 1.8V/3.0V

Features



The first 32-byte region (starting at address 0) provides the protection mechanism for the other 32-byte regions. The sixteen lowest bytes of this region contain a 128-bit random number. The random number cannot be written to, erased or programmed. The next four bytes (32 bits in total) of this region provide protection from programming if set to '0' for the remaining 32-byte regions - one bit per 32-byte region. All other bytes are reserved.

Note Attempting to Erase or Program the 128-bit random number will result in ERSERR or PRGERR respectively. A hardware Reset is required to bring the device back to Standby mode.

4.5.3.1 SSR related registers and transactions

Table 21 SSR related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
N/A	Program Secure Silicon Region (PRSSR_4_1)	Program Secure Silicon Region (PRSSR_4_1)	
N/A	Read Secure Silicon Region (RDSSR_4_0)	Read Secure Silicon Region (RDSSR_4_0)	

4.6 SafeBoot

SEMPER™ Flash memory devices contain an embedded microcontroller which is used to initialized the device, manage embedded operations, and perform other advanced functionality. An initialization failure of this embedded microcontroller or corruption of the nonvolatile configuration registers can render the flash device unusable. Baring a catastrophic event, such as permanent corruption of the embedded microcontroller firmware, it is possible to recover the device.

The SafeBoot feature allows Status Register polling to detect an embedded microcontroller initialization failure or configuration register corruption through error signatures.

4.6.1 Microcontroller initialization failure detection

If the microcontroller embedded in the flash device fails to initialize, a hardware reset can recover the device, unless it is a catastrophic failure. This hardware reset must be initiated by the Host controller. Upon detecting a failed microcontroller initialization, the Flash device automatically reverts to its Default Boot mode (1S-1S-1S) and provides a failure signature in its Status Register.

Table 22 shows the device's Status Register bits upon detecting an initialization failure.

Table 22 Status register 1 power-on detection signature

Bit	Field name	Function	Detection signature
STR1V[7]	RESRVD	Reserved for Future Use	0
STR1V[6]	PRGERR	Programming Error Status Flag	1
STR1V[5]	ERSERR	Erasing Error Status Flag	1
STR1V[4]		Legacy Block Protection based memory Array size selection	0
STR1V[3]	LBPROT[2:0]	Note : LBPRIT[2:0] can be anything from 000 to 111 based on Block Protection configu-	0
STR1V[2]	1	ration	0
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	0
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	1

Table 23 Interface configuration upon detecting power-on failure^[17]

Interface	Transactions supported	Register type	Address (# of bytes)	Frequency of operation	Register read latency (# of clock cycles)	Output impedance
SPI (1S-1S-1S)	Read Status Register 1 Read Any Register	Status Register (Volatile Only)	4	Maximum (allowed for Read Status Register 1 and Read Any Register transaction)	2	45Ω

Note

^{17.} For reading the Status Register, providing the nonvolatile Status Register address to Read Any Register transaction will produce indeterminate results.



4.6.1.1 Host polling behavior

The host will need to go through a Status Register polling sequence to determine if an initialization failure has occurred in the device. The flowchart for the sequence is shown in **Figure 52**.




Figure 52 Host polling sequence for microcontroller initialization failure detection

Note The polling sequence must start from the higher I/O interface configuration to lower I/O interface configuration only. For example, 8D-8D-8D to 1S-1S-1S.

Notes

^{18.} If you have Vcc within specifications and a hardware reset does not resolve the issue, replace the flash device.

^{19.} As soon as first Write Any Register transaction updates the Nonvolatile Status Register or Configuration Register, all remaining nonvolatile status and configuration registers go back to the predefined state (STR1N = 0x00, CFR1N = 0x00, CFR2N = 0x00, CFR3N = 0x00, CFR4N = 0x00, CFR5N = 0x40). It is recommended to initiate SafeBoot recovery operation by configuring the Address byte length and latency followed by rest configurations.

Octal interface, 1.8V/3.0V

Features



4.6.1.2 Microcontroller initialization failure detection Related Registers and Transactions

Table 24 Microcontroller initialization failure related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Status Register 1 Volatile (STR1V)	Read Any Register (RDARG_C_0)	N/A
(see Table 41 on page 76)	Read Status Register -1 (RDSR1_0_0)	N/A

4.6.2 Configuration corruption detection

If during device's configuration update, such as writing to a nonvolatile register, a power loss occurs or a hardware reset is initiated, the write any register transaction will get interrupted. The device will return to Standby mode, but the nonvolatile register data is most likely corrupted since the embedded write operation was prematurely terminated. During the next power-up, the configuration corruption is detected and the device reverts to its Default Boot mode (1S-1S-1S) and allows rewriting the configuration again. The device will maintain the configured protection scheme.

Table 25 shows the device's Status Register bits upon detecting a configuration corruption.

Table 25 Status register 1 configuration corruption detection signature

Bit	Field name	Function	Detection signature
STR1V[7]	RESRVD	Reserved for Future Use	0
STR1V[6]	PRGERR	Programming Error Status Flag	1
STR1V[5]	ERSERR	Erasing Error Status Flag	0
STR1V[4]		Legacy Block Protection based memory Array size selection	0
STR1V[3]	LBPROT[2:0]		0
STR1V[2]		Note LBPRIT[2:0] can be anything from 000 to 111 based on Block Protection configuration	0
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	0
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	1

Table 26 Interface configuration upon detecting configuration corruption

Interface	Transactions supported	Address (# of bytes)	Frequency of operation	Register read latency (# of clock cycles)	Output impedance
SPI (1S-1S-1S)	All SPI (1S-1S-1S) Transactions	4	Maximum	2	45Ω

Octal interface, 1.8V/3.0V

Features



4.6.2.1 Host polling behavior

The host will need to go through a Status Register polling sequence to determine if a Configuration corruption has occurred in the device. The flowchart for the sequence is shown in **Figure 53**.




Figure 53 Host polling sequence for configuration corruption detection

Note The polling sequence must start from a higher I/O interface configuration to a lower I/O interface configuration. As an example, 8D-8D-8D to 1S-1S-1S. Not the other way around.

4.6.2.2 Configuration corruption detection related registers

Table 27 Configuration corruption detection related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Status Register 1 Volatile (STR1V) (see Table 41 on page 76)	All 1S-1S-1S Transactions	N/A

Notes

20. If you have Vcc within specifications and a hardware reset does not resolve the issue, replace the flash device.

^{21.} As soon as first Write Any Register transaction updates the Nonvolatile Status Register or Configuration Register, all remaining nonvolatile status and configuration registers go back to the predefined state (STR1N = 0x00, CFR1N = 0x00, CFR2N = 0x00, CFR3N = 0x00, CFR4N = 0x00, CFR5N = 0x40). It is recommended to initiate SafeBoot recovery operation by configuring the Address byte length and latency followed by rest configurations.

Octal interface, 1.8V/3.0V

Features



4.7 AutoBoot

AutoBoot allows the host to read data from HL-T/HS-T family of devices after power up or after a hardware reset without having to send any read transactions (including the address). Based on the device configuration, data is output on the interface I/Os once CS# is brought LOW and CK is toggled.

The starting address for the read data is specified in the AutoBoot Register (ATBN[31:9] - STADR[22:0]). This starting address can be at any page boundary location in the memory (512 byte page boundary). Also identified in the AutoBoot Register is a starting delay which is represented as the number of clock cycles (ATBN[8:1] - STDLY[7:0]). This delay is instituted before the data is read out. The delay can be programmed to meet the host's requirements but a minimum amount is required to meet the memory access times based on the frequency for operation. It is highly recommended to check the Status Register 1 value after successful or unsuccessful AutoBoot execution to verify the configuration corruption (SafeBoot).

Notes

- Wrap function must be disabled for AutoBoot.
- AutoBoot is disabled when the Read Password feature is enabled, as part of the Advanced Sector Protection. It is recommended to disable AutoBoot (ATBN[0] ATBTEN) when Read Password feature is enabled.
- Autoboot with Interface CRC enabled requires reading out at least 4 words of data.
- It is highly recommended to assign first AutoBoot address in the Long Retention region.

4.7.1 AutoBoot related registers and transactions

Table 28 AutoBoot related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)	
AutoBoot Register (ATBN) (see Table 66 on page 90)	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)	
	AutoBoot Transaction (see Figure 14 on page 15) AutoBoot Octal SDR Transaction (see Figure 30 on page 21) / AutoBoot CTransaction (see Figure 31 on page 21))		

4.8 Read transactions

HL-T/HS-T supports different read transactions to access different memory maps, namely: Read Memory array, Read Device Identification, Read Register, Read Secure Silicon, Read Protection DYB and PPB bits.

These read transactions can use any of these three interfaces and protocols:

- SPI interface with SDR (1S-1S-1S) protocol, transfers the one byte command one bit per CK rising edge
- Octal output interface with SDR (1S-1S-8S) protocol, transfers the one byte command one bit per CK rising edge (HL256T and HS256T Only)
- Octal interface with SDR (8S-8S-8S) protocol, transfers the two byte command eight bits per CK rising edge
- Octal interface with DDR (8D-8D-8D) protocol, transfers the two byte command eight bits per CK rising and falling edge

These read transactions use the following features:

- The read transactions require latency cycles following the address to allow time to access the memory array (except RDAY1_4_0 and RDAY1_C_0 of 1S-1S-1S protocol) (see **Table 49**).
- Data Strobe (DS) output enables the memory controller to capture data at the center of the data eye (see **Data strobe (DS) on page 58**).
- The read transaction has the option of wrapped read length and alignment groups of 8-, 16-, 32-, or 64-bytes (see **Table 52** and **Table 53**).

256Mb/512Mb/1Gb SEMPER™ Flash Octal interface, 1.8V/3.0V

Features



4.8.1 Read identification transactions

There are three unique identification transactions, and each support all three Protocols (1S-1S-1S), (8S-8S-8S), and (8D-8D-8D) (see **Transaction table on page 95**).

4.8.1.1 Read device identification transaction

The Read Device Identification (RDIDN_0_0, RDIDN_4_0) transaction provides read access to manufacturer identification and device identification. The SPI mode has no address cycles, whereas the Octal mode has four dummy addresses (00h). The transaction uses latency cycles set by (CFR3V[7:6]) to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal, and 200MHz under HS-T Octal mode (see **Table 49**). The Octal mode supports the DS for capture of data (see **Transaction table on page 95**).

4.8.1.2 Read SFDP transaction

The Read Serial Flash Discoverable Parameters (RSFDP_3_0, RSFDP_4_0) transaction provides access to the JEDEC Serial Flash Discovery Parameters (SFDP) (see **Transaction table on page 95**). The transaction uses a 3-byte address in SPI mode and 4-byte address in Octal mode address. If a non-zero address is set, the selected location in the SFDP space is the starting point of the data read. This enables random access to any parameter in the SFDP space. Continuous (sequential) read is supported with this transaction. Eight latency cycles are required. Read SFDP Transaction is not supported in Read Password mode before the password is provided. The maximum clock frequency for the Read SFDP transaction is 156MHz under SPI mode, 92MHz under Octal SDR mode, and 85MHz under Octal DDR mode.

4.8.1.3 Read unique identification transaction

Read Unique Identification (RDUID_0_0, RDUID_4_0) transaction is similar to Read Device Identification transaction, but accesses a different 64-bit number, which is unique to each device. It is factory programmed.

4.8.1.4 Read identification related register and transaction

Table 29 Read identification related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Configuration Register 3 (CFR3N, CFR3V) (see Table 50 on page 82)	Read Identification (RDIDN_0_0)	Read Identification (RDIDN_4_0)
Configuration Register 5 (CFR5N, CFR5V)	Read Serial Flash Discoverable (RSFDP_3_0)	Read Serial Flash Discoverable (RSFDP_4_0)
(see Table 54 on page 85)	Read Unique Identification (RDUID_0_1)	Read Unique Identification (RDUID_4_1)

4.8.2 Read memory array transactions

Memory array data can be read from the memory starting at any byte boundary. Data bytes are sequentially read from incrementally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address zero of the array.

4.8.2.1 SPI read and read fast transactions

The SPI Read and Read Fast transactions (1S-1S-1S) are supported for Host systems that require backward compatibility to legacy SPI. This protocol does not support the DS for capture of data. The option of wrapped read length is available. The Read transaction is for maximum clock frequency of 50MHz and requires no latency cycles. The Read Fast Transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz (see **Transaction table on page 95**).

4.8.2.2 Octal data output read transactions (HL256T and HS256T only)

The Octal Data Output Read transactions (1S-1S-8S) are supported for Host systems that have the capability of x8 data bus but still desire to send the command and address cycles in x1 serial mode. The option of wrapped read length is available. This Read Transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz (see **Transaction table on page 95**).

Octal interface, 1.8V/3.0V

Features



4.8.2.3 Read Octal SDR transaction

The Read Octal SDR transaction provides high data throughput using SDR (8S-8S-8S) protocol. This protocol supports the DS for capture of data. The option of wrapped read length is available. This transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum 166 or 200MHz clock frequency (see **Transaction table on page 95**).

4.8.2.4 Read Octal DDR transaction

The Read Octal DDR transaction provides the fastest data throughput using DDR (8D-8D) protocol. This protocol only supports the DS for capture of data. The option of wrapped read length is available. This transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum 166 or 200MHz clock frequency (see **Transaction table on page 95**).

4.8.2.5 Read memory array related registers and transactions

Table 30 Read memory array related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Configuration Register 2 (CFR2N, CFR2V) (see Table 48 on page 80)	Read (RDAY1_4_0, RDAY1_C_0)	Read Octal SDR (RDAY1_4_0)	
Configuration Register 4 (CFR4N, CFR4V) (see Table 52 on page 83)	Read Fast (RDAY2_C_0)	Read Octal DDR (RDAY2_4_0)	
Configuration Register 5 (CFR5N, CFR5V) (see Table 54 on page 85)	-	-	

4.8.3 Read registers transactions

There are multiple registers for reporting embedded operation status or controlling device configuration options. Registers contain both volatile and nonvolatile bits. There are two ways to read the Registers. The Read Any Register transaction provides a way to read all device registers: nonvolatile and volatile by address selection. There are also dedicated Register Read transactions, which are defined per register and only read the contents of that register. These Read Register Transactions support all three Protocols (1S-1S-1S), (8S-8S-8S) and (8D-8D-8D) (see **Transaction table on page 95**).

4.8.3.1 Read any register

The Read Any Register transaction is the best way to read all device registers, both nonvolatile and volatile. The transaction includes the address of the register to be read (see **Transaction table on page 95**). This is followed by a number of latency cycles set by (CFR2V[3:0]) for reading nonvolatile registers and CFR3V[7:6] for reading volatile registers. See **Table 49** for NV Registers latency cycles and **Table 51** for Volatile Registers latency cycles. Then, the selected register contents are returned. In SPI mode, if the read access is continued, the same addressed register contents are returned until the transaction is terminated; only one byte register location is read by each Read Any Register transaction. For registers with more that one byte of data, the Read Any Register transaction must again be used to read each byte of data. The Octal mode supports the DS for capture of data (see **Transaction table on page 95**).

The maximum clock frequency for the Read Any Register transaction is 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode.

The Read Any Register transaction can be used during embedded operations to read Status Register 1 (STR1V). It is not used for reading registers such as ASP PPB Access Register (PPAV) and ASP Dynamic Block Access Register (DYAV). There are separate commands required to select and read the location in the array accessed. The Read Any Register transaction will read invalid data from the PASS Register locations if the ASP Password protection mode is selected by programming ASPR[2:0]. Reading undefined locations provides undefined data.

Octal interface, 1.8V/3.0V

Features



4.8.3.2 Read status registers transaction

The Read Status Register (RDSR1_0_0/RDSR1_4_0, RDSR2_0_0/RDSR2_4_0) transactions allow the registers' volatile contents be read. The SPI mode has no address cycles whereas the Octal mode has four dummy address of "00h". The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode (see **Table 49**). The Octal mode supports the DS for capture of data (see **Transaction table on page 95**).

The volatile version of Status Registers contents can be read at any time, even while a program, erase, or write operation is in progress.

It is possible to read Status Register 1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. This is limited to only under SPI mode.

4.8.3.3 Read dynamic protection bit (DYB) access register transaction

The Read DYB Access Register (RDDYB_4_0) transaction reads the contents of the DYB Access Register. The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode (see **Table 49**). The Octal mode supports the DS for capture of data (see **Transaction table on page 95**). It is possible to read DYB Access register continuously, however the address of the DYB register does not increment, so the entire DYB array cannot be read in this fashion. Each location must be read with a separate Read DYB transaction.

4.8.3.4 Read persistent protection bit (PPB) access register transaction

The Read PPB Access Register (RDPBB_4_0) transaction reads the contents of the PPB Access Register. The transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode (see **Table 49**). The Octal mode supports the DS for capture of data (see **Transaction table on page 95**). It is possible to read PPB Access Register continuously, however the address of the PPB register does not increment, so the entire PPB array cannot be read in this fashion. Each location must be read with a separate Read PPB transaction.

4.8.3.5 Read PPB lock registers transaction

The Read PPB Lock Register (RDPLB_0_0, RDPLB_4_0) transactions allow the content of the nonvolatile registers to be read. The SPI mode has no address cycles, whereas the Octal mode has four required address bytes of "00h". The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode. The Octal mode supports the DS for capture of data (see **Transaction table on page 95**). It is possible to read PPB Lock Bit continuously.

4.8.3.6 Read ECC data unit status

The Read ECC Data Unit Status (RDECC_4_0) transaction is used to determine the ECC status of the addressed unit data. In this transaction, the LSb of the address must be aligned to an ECC data unit. This transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz under SPI mode, 166MHz under HL-T Octal mode, and 200MHz under HS-T Octal mode. The Octal mode supports the DS for capture of data (see **Transaction table on page 95**).

The byte contents of the ECC Status for the selected ECC unit is then output. Any following data will be indeterminate. To read the next ECC unit status, another RDECC_4_0 transaction should be sent out to the next address, incremented by 16 [Data Unit size/8] bytes.

Octal interface, 1.8V/3.0V

Features



4.8.3.7 Read register related registers and transactions

Table 31 Read register related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Configuration Register 2 (CFR2N, CFR2V) (see Table 48 on page 80)			
Configuration Register 3 (CFR3N, CFR3V) (see Table 50 on page 82)	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)	
Configuration Register 5 (CFR5N, CFR5V) (see Table 54 on page 85)	Read Status Register 1 (RDSR1_0_0)	Read Status Register 1 (RDSR1_4_0)	
	Read Status Register 2 (RDSR2_0_0)	Read Status Register 2 (RDSR2_4_0)	
	Read DYB (RDDYB_4_0)	Read DYB (RDDYB_4_0)	
	Read PPB (RDPPB_4_0)	Read PPB (RDPPB_4_0)	
	Read PPB Lock (RDPLB_0_0)	Read PPB Lock (RDPLB_4_0)	
	Read ECC Status (RDECC_4_0)	Read ECC Status (RDECC_4_0)	

4.8.4 Data strobe (DS)

A data strobe (DS) is transmitted externally, along with data, for use in data capture at the host. During the period of data transfer in read transactions, the DS signal is driven by the device and transitions with the DQ signal data transitions. DS is used as an additional output signal with the same timing characteristics as other data outputs but with the guarantee of transitioning with every data bit transferred. DS is edge-aligned with data for DDR READs and is center-aligned with data for SDR READs. A pre-drive on DS exists to ensure DS is driven LOW immediately after 2.5 clock cycle after last address byte input to the device.

4.9 Write transactions

There are write transactions for writing to the Registers. These write transactions can use any of following three protocols:

- SPI interface with SDR (1S-1S-1S) protocol, transfers the one byte command one bit per CK rising edge
- Octal interface with SDR (8S-8S-8S) protocol, transfers the two byte command eight bits per CK rising edge
- Octal interface with DDR (8D-8D-8D) protocol, transfers the two byte command eight bits per CK rising and falling edge

4.9.1 Write enable transaction

The Write Enable (WRENB_0_0) transaction sets the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 1. The WRPGEN bit must be set to 1 by issuing the Write Enable (WRENB_0_0) Transaction to enable write, program, and erase transactions (see **Transaction table on page 95**).

4.9.2 Write disable transaction

The Write Disable (WRDIS_0_0) transaction clears the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 0.

The WRPGEN bit can be cleared to 0 by issuing the Write Disable (WRDIS_0_0) transaction to disable commands that requires WRPGEN be set to 1 for execution. The WRDIS_0_0 transaction can be used by the user to protect memory areas against inadvertent write, program, or erase operations that can corrupt the contents of the memory. The WRDIS_0_0 transaction is ignored during an embedded operation while RDYBSY bit = 1 (STR1V[0]) (see **Transaction table on page 95**).

Octal interface, 1.8V/3.0V

Features



4.9.3 Clear program and erase failure flags transaction

The Clear Program and Erase Failure Flags (CLPEF_0_0) transaction resets bit STR1V[5] (Erase Error Flag) and bit STR1V[6] (Program Error Flag) to 0. This transaction will be accepted even when the device remains busy with RDYBSY set to 1, as the device does remain busy when either error bit is set. The WRPGEN bit will be unchanged after this command is executed (see **Transaction table on page 95**).

4.9.4 Clear ECC status register transaction

The Clear ECC Status Register (CLECC_0_0) transaction resets bit ECSV[4] (2-bit ECC Detection), bit ECSV[3] (1-bit ECC Correction), INSV[1:0] ECC detection status bits, Address Trap Register EATV[31:0], and ECC Detection Counter ECTV[15:0]. It is not necessary to set the WRPGEN bit before this transaction is executed. The Clear ECC Status Register transaction will be accepted even when the device remains busy with WRPGEN set to 1, as the device does remain busy when either error bit is set. The WRPGEN bit will be unchanged after this command is executed (see **Transaction table on page 95**).

4.9.5 Write any register transaction

The Write Any Register (WRARG_C_1 / WRARG_4_1) transaction provides a way to write any device register, nonvolatile or volatile. The transaction includes the address of the register to be written, followed by one byte of data to write in the addressed register (see **Transaction table on page 95**).

Before the WRARG_C_1 / WRARG_4_1 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded, which sets the Write/Program Enable bit (WRPGEN) in the Status Register to enable any write operations. The RDYDSY bit in STR1V[0] can be checked to determine when the operation is completed. The PRGERR and ERSERR bits in STR1V[6:5] can be checked to determine if any error occurred during the operation.

Some registers have a mixture of bit types and individual rules controlling which bits can be modified. Some bits are read only, some are OTP, and some are designated Reserved (DNU).

Read only bits are never modified and the related bits in the WRARG_C_1 / WRARG_4_1 transaction data byte are ignored without setting a program or erase error indication (PRGERR or ERSERR in STR1V[6:5]). Hence, the value of these bits in the WRARG_C_1 / WRARG_4_1 data byte do not matter.

OTP bits can only be programmed to the level opposite of their default state. Writing of OTP bits back to their default state is ignored and no error is set.

Nonvolatile bits which are changed by the WRARG_C_1 / WRARG_4_1 data require nonvolatile register write time (t_W) to be updated. The update process involves an erase and a program operation on the nonvolatile register bits. If either the erase or program portion of the update fails, the related error bit and RDYBSY bit in STR1V will be set to 1.

Status Register 1 can be repeatedly read (polled) to monitor the RDYBSY bit (STR1V[0]) and the error bits (STR1V[6,5]) to determine when the register write is completed or failed. If there is a write failure, the CLPEF_0_0 transaction is used to clear the error status and enable the device to return to standby state.

The ASP PPB Lock Register (PPLV) register cannot be written by the WRARG_C_1 / WRARG_4_1 transaction. Only the Write PPB Lock Bit (WRPLB_0_0) transaction can write the PPLV Register.

The Data Integrity Check Register cannot be written by the WRARG_C_1 / WRARG_4_1 transaction. The Data Integrity Check Register is loaded by running the Data Integrity Check transaction (DICHK_4_1).

Octal interface, 1.8V/3.0V

Features



4.9.6 Write PPB lock bit

The Write PPB Lock Bit (WRPLB_0_0) transaction clears the PPB Lock Register PPLV[0] to zero. The PPBLCK bit is used to protect the PPB bits. When PPLV[0] = 0, the PPB Program/Erase transaction will be aborted. In Read Password Protection mode, PPBLCK bit is also used to control the high order bits of the address by forcing the address range to be limited to one sector where boot code is stored, until the read password is supplied (see **Transaction table on page 95**).

Before the WRPLB_0_0 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device, which sets the Write/Program Enable (WRPGEN) in the Status Register 1 to enable any write operations.

While the operation is in progress, the Status Register can still be read to check the value of the RDYBSY bit. The WRPGEN bit is a 1 during the self-timed operation, and is a 0 when it is completed. When the Write PPB Lock transaction is completed, the RDYBSY bit is set to a 0 (see **Transaction table on page 95**).

4.9.7 Write transactions related registers and transactions

Table 32 Write transactions related registers and transactions

-			
Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)	
Configuration Register 5 (CFR5N, CRF5V) (see Table 54 on page 85)	Write Disable (WRDIS_0_0)	Write Disable (WRDIS_0_0)	
ECC Status Register (ECSV) (see Table 58 on page 86)	Clear Program and Erase Failure Flags (CLPEF_0_0)	Clear Program and Erase Failure Flags (CLPEF_0_0)	
Interrupt Configuration (INCV) (see Table 68 on page 91)	Clear ECC Status Register (CLECC_0_0)	Clear ECC Status Register (CLECC_0_0)	
Address Trap Register (EATV) (see Table 59 on page 87)	Write Any Register (WRARG_C_1)	Write Any Register (WRARG_4_1)	
ECC Detection Counter (ECTV) (see Table 60 on page 87)	Write PPB Lock Bit (WRPLB_0_0)	Write PPB Lock Bit (WRPLB_0_0)	

4.10 Program

There are program transactions for programming data to the Memory Array, Secure Silicon Region and Persistent Protection Bits.

These program transactions can use any of these three protocols:

- SPI interface with SDR (1S-1S-1S) protocol, transfers the one byte command one bit per CK rising edge
- Octal input interface with SDR (1S-1S-8S) and (1S-8S-8S) protocols, transfers the one byte command one bit per CK rising edge (HL256T and HS256T Only)
- Octal interface with SDR (8S-8S-8S) protocol, transfers the two byte command eight bits per CK rising edge
- Octal interface with DDR (8D-8D-8D) protocol, transfers the two byte command eight bits per CK rising and falling edge

Before any program transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device. Program transactions can only be executed by the device if the Write/Program Enable (WRPGEN) in the Status Register is set to '1' to enable program operations. When a program transaction is completed, the WRPGEN bit is reset to a '0'.

While the program transaction is in progress, the Status Register 1 may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed program transaction, and is a '0' when it is completed.

The PGMERR bit in STR1V[6] may be checked to determine if any error occurred during the program transaction. A program transaction applied to a sector that has been Write Protected through any of the protection schemes will not be executed and will set the PGMERR status fail bit.

The program transactions will be initiated when CS# is driven into the logic HIGH state.

Octal interface, 1.8V/3.0V

Features



4.10.1 Program granularity

The HS/L-T family supports multi-pass programming (bit walking) where programming a "0" over a "1" without performing the sector erase operation. Bit-walking is allowed for the non-AEC-Q100 industrial temperature range (-40° C to $+85^{\circ}$ C) of this device. It is required to perform only one programming operation (single-pass programming) on each ECC data unit between erase operations for the higher temperature range (-40° C to $+105^{\circ}$ C) and (-40° C to $+125^{\circ}$ C) devices and all AEC-Q100 devices.

Multi-pass programming without an erase operation will disable the device's ECC functionality for that data unit. Note that if 2-bit ECC is enabled, multi-pass Programming within the same sector will result in a Program Error.

4.10.2 Page programming

Page Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming transaction. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Configuration Register 3 bit CFR3V[4]. The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page Programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This ensures that ECC is not disabled. For the very best Page Program throughput, programming should be done in full pages of 512 bytes aligned on 512-byte boundaries with each Page being programmed only once.

4.10.3 Program page transaction

The Program Page transaction (PRPGE_4_1) programs data into the memory array. If data more than a page size (256B or 512B) is sent to the device, then the space between the starting address and the page aligned end boundary, the data loading sequence will wrap from the last byte in the page to the zero byte location of the same page and begin overwriting any data previously loaded in the page. If less than a page of data is sent to the device, then the sent data bytes will be programmed in sequence, starting at the provided address within the page, without having any effect on the other bytes of the same page. The programming process is managed by the device internal control logic. The PRGERR bit indicates if an error has occurred in the programming transaction that prevents successful completion of programming. This includes attempted programming of a protected area (see **Transaction table on page 95**).

Under Octal SDR mode, this transaction can be used for single byte command and its address can start at an even or odd address. Under DDR mode, this command can only be used for programming multiples of 2-bytes and the address must start at an even address.

4.10.4 Program secure silicon region transaction

The Program Secure Silicon transaction (PRSSR_4_1) programs data in the SSR, which is in a different address space from the main array data and is OTP. The SSR is 1024 bytes, so the address bits from A31 to A10 must be zero for this transaction (see **Transaction table on page 95**). It is required to align start address to 32 bits while programming the SSR space, which means the address bits A1 and A0 should be 0'b and host should deassert CS# to align with 32 bits.

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation.

To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to 1.

Each SSR memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the PRGERR bit in STR1V[6] set to 1. Programming once, even in a protected area does not cause an error and does not set PRGERR bit. Subsequent programming can be performed only on the unprogrammed bits (that is, 1 data). Programming more than once within an ECC unit will disable ECC on that data unit.

Octal interface, 1.8V/3.0V

Features



4.10.5 Program persistent protection bit (PPB)

The Program Persistent Protect Bit (PRPPB_4_0) transaction programs a bit in the PPB Register to protect the sector of the provided address from being programed or erased (see **Transaction table on page 95**).

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation. Program PPB bit transaction will abort when trying to program the PPB bits protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.10.6 Program related registers and transactions

Table 33 Program Related Registers and Transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)	
Configuration Register 5 (CFR5N, CRF5V) (see Table 54 on page 85)	Program Page (PRPGE_4_1)	Program Page (PRPGE_4_1)	
Advance Sector Protect Register (ASPO) (see Table 61 on page 88)	Program Secure Silicon (PRSSR_4_1)	Program Secure Silicon (PRSSR_4_1)	
ASP PPB Lock (PPLV) (see Table 63 on page 89)	Program Persistent Protection Bit (PRPPB_4_0)	Program Persistent Protection Bit (PRPPB_4_0)	
ECC Status Register (ECSV) (see Table 58 on page 86)	Clear Program and Erase Failure Flags (CLPEF_0_0)	Clear Program and Erase Failure Flags (CLPEF_0_0)	

4.11 Erase

There are erase transactions for erasing data bits to 1 (all bytes are FFh) for the Memory Array and Persistent Protection Bits.

These erase transactions can use any of these three protocols:

- SPI interface with SDR (1S-1S-1S) protocol, transfers the one byte command one bit per CK rising edge
- Octal interface with SDR (8S-8S-8S) protocol, transfers the two byte command eight bits per CK rising edge
- Octal interface with DDR (8D-8D-8D) protocol, transfers the two byte command eight bits per CK rising and falling edge

Before any erase transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device. Erase transactions can only be executed by the device if the Write/Program Enable bit (WRPGEN) in the Status Register is set to '1' to enable erase operations. When an erase transaction is completed, the WRPGEN bit is reset to a '0'.

While the erase transaction is in progress, the Status Register 1 may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed erase transaction, and is a '0' when it is completed.

The ERSERR bit in STR1V[5] can be checked to determine if any error occurred during the erase transaction.

An erase transaction applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the ERSERR status fail bit.

Erase transactions will be initiated when CS# is driven into the logic HIGH state.

When the device is shipped from the factory the default erase state is all bytes are FFh.

4.11.1 Erase 4KB sector transaction

The Erase 4KB Sector (ER004_4_0) transaction sets all the bits of a 4KB sector to 1 (all bytes are FFh) (see **Transaction table on page 95**).

This transaction is ignored when the device is configured for uniform sectors only (CFR3V[3] = 1). If the Erase 4KB sector transaction is issued to a non-4KB sector address, the device will abort the operation and will not set the ERSERR status fail bit.

Octal interface, 1.8V/3.0V

Features



4.11.2 Erase 256KB sector transaction

The Erase 256KB Sector (ER256_4_0) transaction sets all bits in the addressed sector to 1 (all bytes are FFh) (see **Transaction table on page 95**).

A device configuration option (CFR3V[3]) determines if the Hybrid Sector Architecture is in use. When CFR3V[3] = 0, 4KB sectors overlay a portion of the highest or lowest address 128KB or 64KB of the device address space. If a sector erase command is applied to a 256KB sector that is overlaid by 4KB sectors, the overlaid 4KB sectors are not affected by the erase. Only the visible (non-overlaid) portion of the 128KB or 192KB sector is erased. When CFR3V[3] = 1, there are no 4KB sectors in the device address space and the Sector Erase command always operates on fully visible 256KB sectors.

When BLKCHK is enabled an erase transaction first evaluates the erase status of the sector. If the sector is found to erased, the erase operation is aborted. The erase operation is only executed if programmed bits are found in the sector. Disabling BLKCHK executes an erase operation unconditionally.

4.11.3 Erase chip transaction

The Erase Chip (ERCHP_0_0) transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array (see **Transaction table on page 95**).

An Erase Chip transaction can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0's. If the BP bits are not zero, the transaction is not executed and ERSERR status fail bit is not set. The transaction will skip any sectors protected by the Advance Sector Protection DYB or PPB and the ERSERR status fail bit will not be set.

4.11.4 Erase persistent protection bit (PPB) transaction

The Erase PPB (ERPPB_0_0) transaction sets all PPB bits to 1 (see **Transaction table on page 95**). This transaction will abort if PPB bits are protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.11.5 Erase status and count

4.11.5.1 Evaluate erase status transaction

The Evaluate Erase Status (EVERS_4_0) transaction verifies that the last erase operation on the addressed sector was completed successfully. If the selected sector was successfully erased, then the erase status bit (STR2V[2]) is set to 1. If the selected sector was not completely erased STR2V[2] is 0. The Write/Program Enable transaction (to set the WRPGEN bit) is not required before this transaction. However, the RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status (see **Transaction table on page 95**).

The Evaluate Erase Status transaction can be used to detect when erase operations that have failed due to loss of power, reset, or failure during the erase operation. The transaction requires t_{EES} to complete and update the erase status in STR2V. The RDYBSY bit (STR1V[0]) can be read to determine when the Evaluate Erase Status transaction is completed. If a sector is found not erased with STR2V[2] = 0, the sector must be erased again to ensure reliable storage of data in the sector.

4.11.5.2 Sector erase count transaction

The Sector Erase Count (SEERC_4_0) transaction outputs the number of erase cycles for the addressed sector. The erase cycle count is stored in the Sector Erase Count (SECV[22:0]) Register, and can be read by using the Read Any Register transaction. The RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status (see **Transaction table on page 95**).

The transaction requires t_{SEC} to complete and update the SECV[22:0] Register. The RDYBSY bit (STR1V[0]) may be read to determine when the Sector Erase Count Transaction finished. The SECV[23] bit is used to determine if the reported sector erase count is corrupted and was reset.



4.11.6 Erase related registers and transaction

Table 34 Erase related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)	
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Write Enable (WRENB_0_0)	Write Enable (WRENB_0_0)	
Status Register 2 (STR2V) (see Table 44 on page 78)	Erase 4KB Sector (ER004_4_0)	Erase 4KB Sector (ER004_4_0)	
Configuration Register 5 (CFR5N, CFR5V) (see Table 54 on page 85)	Erase 256KB Sector (ER256_4_0)	Erase 256KB Sector (ER256_4_0)	
ASP PPB Lock (PPLV) (see Table 63 on page 89)	Erase Chip (ERCHP_0_0)	Erase Chip (ERCHP_0_0)	
ECC Status Register (ECSV) (see Table 58 on page 86)	Evaluate Erase Status (EVERS_4_0)	Evaluate Erase Status (EVERS_4_0)	
Contain France Court Dogistory (CFC)()	Sector Erase Count (SEERC_4_0)	Sector Erase Count (SEERC_4_0)	
Sector Erase Count Register (SECV) (see Table 67 on page 90)	Erase Persistent Protection Bit (PPB) Transaction (ERPPB_0_0)	Erase Persistent Protection Bit (PPB) Transaction (ERPPB_0_0)	

4.12 Suspend and resume embedded operation

HL-T/HS-T device can interrupt and suspend the running embedded operations such as Erase, Program or Data Integrity Check. It can also resume the suspended operation once the host finishes the intermediate operation and sends the respective resume transaction to the device.

4.12.1 Erase, program or data integrity check suspend

The Suspend transaction allows the system to interrupt a program, erase, or data integrity check operation and then read from any other non erase-suspended sector, non-program-suspended-page, or the array. The Device Ready/Busy Status Flag (RDYBSY) in Status Register 1 (STR1V[0]) must be checked to know when the program, erase, or data integrity check operation has stopped.

4.12.1.1 Program suspend

- Program Suspend is valid only during a programming operation.
- The Program Operation Suspend Status flag (PROGMS) in Status Register-2 (STR2V[0]) can be used to determine if a programming operation has been suspended or was completed at the time RDYBSY changes to 0.
- A program operation can be suspended to allow a read operation.
- Reading at any address within a program-suspended page produces undetermined data.

4.12.1.2 Erase suspend

- Erase Suspend is valid only during a sector erase operation.
- The Erase operation Suspend status flag (ERASES) in Status Register-2 (STR2V[1]) can be used to determine if an erase operation has been suspended or was completed at the time RDYBSY changes to 0.
- A Chip Erase operation cannot be suspended.
- An Erase operation can be suspended to allow a program operation or a read operation.
- During an erase suspend, the DYB array can be read to examine sector protection.
- A new erase operation is not allowed with an already suspended erase, program, or data integrity check operation. An erase command is ignored in this situation.
- Reading at any address within an erase-suspended sector produces undetermined data.

Octal interface, 1.8V/3.0V

Features



4.12.1.3 Data integrity check suspend

- Data Integrity Check Suspend is valid only during a Data Integrity Check Calculation operation.
- The Memory Array Data Integrity CRC Suspend Status Flag (DICRCS) in Status Register-2 (STR2V[4]) can be used to determine if a data integrity check operation has been suspended or was completed at the time RDYBSY changes to 0.
- A data integrity check operation can be suspended to allow a read operation.

The Write Any Register or Erase Persistent Protection Bit transactions are not allowed during Erase, Program or Data Integrity Check Suspend. It is therefore, not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned OFF during Erase Suspend.

The time required for the suspend operation to complete is t_{PEDS}.

After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the RDYBSY bit in the Status Register 1, just as in the standard program operation.

Table 35 lists the transactions allowed during the suspend operation.

Table 35 Transactions allowed during suspend

Transaction name	Allowed during erase suspend	Allowed during program suspend	Allowed during data integrity check suspend	
Write Disable (WRDIS_0_0)		No	No	
Read Status Register 1 (RDSR1_0_0, RDSR1_4_0)		Yes	Yes	
Write Enable (WRENB_0_0)		No	No	
Read Status Register 2 (RDSR2_0_0, RDSR2_4_0)		Yes	Yes	
Program Page (PRPGE_4_1)		No	No	
Read ECC Status (RDECC_4_0)		Yes		
Clear ECC Status Register (CLECC_0_0)			Yes	
Read PPB Lock Bit (RDPLB_0_0, RDPLB_4_0)		Yes	res	
Resume Program / Erase / Data Integrity Check (RSEPD_0_0)				
Program SSR (PRSSR_4_1)		No	No	
Read SSR (RDSSR_4_0)		Yes	Yes	
Read Unique ID (RDUID_0_0, RDUID_4_0)				
Read SFDP (RSFDP_3_0, RSFDP_4_0)	Yes			
Read Interface CRC Register (RDCRC_4_0)				
Read Any Register (RDARG_C_0, RDARG_4_0)				
Software Reset Enable (SRSTE_0_0)				
Clear Program and Erase Failure Flags (CLPEF_0_0)				
Software Reset (SFRST_0_0)				
Read Identification Register (RDIDIN_0_0, RDIDIN_4_0) (manufacturer and device identification)				
Suspend Program / Erase / Data Integrity Check (SPEPD_0_0)		No	No	
Read DYB (RDDYB_4_0)	1			
Read PPB (RDPPB_4_0)	1	Vac	Van	
Read Octal SDR (RDAY1_4_0)	1	Yes	Yes	
Read Octal DDR (RDAY2_4_0)				



4.12.2 Erase, program or data integrity check resume

An Erase, Program or Data Integrity Check Resume transaction must be written to resume a suspended operation. After program or read operations are completed during a Program, Erase, or Data Integrity Check suspend, the Resume transaction is sent to resume the suspended operation.

After an Erase, Program or Data Integrity Check Resume transaction is issued, the RDYBSY bit in Status Register 1 will be set to a 1 and the programming operation will resume if one is suspended. If no program operation is suspended, the suspended erase operation will resume. If there is no suspended program, erase or data integrity check operation, the resume transaction is ignored.

Program, Erase or Data Integrity Check operations may be interrupted as often as necessary. For example, a program suspend transaction could immediately follow a program resume transaction, but for a program or erase operation to progress to completion there must be some period of time between resume and the next suspend transaction greater than or equal to t_{PEDRS}. **Figure 54** shows the flow of suspend and resume operation.




Figure 54 Suspend and resume sequence

4.12.3 Suspend and resume related registers and transactions

Table 36 Suspend and resume related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Status Register 1 (STR1N, STR1V) (see Table 41 on page 76)	Suspend Erase / Program / Data Integrity Check (SPEPD_0_0)	Suspend Erase / Program / Data Integrity Check (SPEPD_0_0)
Status Register 2 (STR2V) (see Table 44 on page 78)	Resume Erase / Program / Data Integrity Check (RSEPD_0_0)	Resume Erase / Program / Data Integrity Check (RSEPD_0_0)
	Read Any Register (RDARG_C_0)	Read Any Register (RDARG_4_0)
	Read Status Register -1 (RDSR1_0_0)	Read Status Register -1 (RDSR1_4_0)
	Read Status Register -2 (RDSR2_0_0)	Read Status Register -2 (RDSR2_4_0)



4.13 Reset

HL-T/HS-T devices support four types of reset mechanisms.

- Hardware Reset (using RESET# input pin)
- POR
- CS# Signaling Reset
- Software Reset

4.13.1 Hardware reset (using RESET# input pin)

The RESET# input initiates the reset operation with a transition from logic HIGH to logic LOW for > t_{RP} , and causes the device to perform the full reset process that is performed during POR. The hardware reset process requires a period of t_{RH} to complete. See **Table 85** for timing specifications.




Figure 55 Hardware reset using RESET# input (reset pulse = $t_{RP}(Min)$)




Figure 56 Hardware reset using RESET# input (reset pulse > $(t_{RP} + t_{RH})$)




Figure 57 Hardware reset using RESET# input (back to back hardware reset)



4.13.2 Power-on reset (POR)

The device executes a POR process until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **Figure 58** and **Figure 59**). The device must not be selected during power-up (t_{PU}). Therefore, CS# must rise with V_{CC} . No commands may be sent to the device until the end of t_{PU} . See **Table 85** for timing specifications.

RESET# is ignored during POR. If RESET# is LOW during POR and remains LOW through and beyond the end of t_{PU} , CS# must remain HIGH until t_{RS} after RESET# returns HIGH.




Figure 58 Reset LOW at the end of POR




Figure 59 Reset HIGH at the end of POR

4.13.3 CS# signaling reset

The CS# Signaling Reset requires CS# and DQ0 signals. This reset method defines a signaling protocol, using existing signals, to initiate an SPI Flash hardware reset, independent of the device operating mode or number of package pins.

The Signaling Protocol is shown in **Figure 60**. See **Table 85** for timing specifications. The CS# signaling reset steps are as follows:

- CS# is driven active LOW.
- CK remains stable in either HIGH or LOW state.
- CS# and DQ0 are both driven LOW.
- CS# is driven HIGH (inactive).
- Repeat the above four steps, each time alternating the state of DQ0 for a total of four times.
- Reset occurs after the fourth CS# cycle completes and it goes HIGH (inactive).

Octal interface, 1.8V/3.0V

Features



After the fourth CS# pulse, the slave triggers its internal reset, the device terminates any operation in progress, makes all outputs high impedance, and ignores all read/write transactions for the duration of t_{RESET} . Then the device will be in standby state.

This reset sequence is not intended to be used at normal power on, but to be used only when the device is not responding to the system. This reset sequence will be operational from any state that the device may be in. Hence, CS# signaling reset is useful for packages that don't support a RESET# pin to provide behavior identical to Hardware Reset.




Figure 60 CS# signaling reset protocol

4.13.4 Software reset

Software controlled Reset transaction restores the device to its initial power up state, by reloading volatile registers from nonvolatile default values except the protection registers. It also terminates the embedded operations. A reset transaction (SFRST_0_0) is executed when CS# is brought HIGH at the end of the transaction and requires tsp time to execute. See **Table 85** for timing specifications.

The Reset Enable (SRSTE_0_0) transaction is required immediately before a Reset transaction (SFRST_0_0) such that a software reset is a sequence of the two transactions. Any transaction other than SFRST_0_0 following the SRSTE_0_0 transaction will clear the reset enable condition and prevent a later SFRST_0_0 transaction from being recognized.

The Reset (SFRST_0_0) transaction immediately following a SRSTE_0_0 transaction, initiates the software reset process. During software reset, only RDSR1_4_0, RDARG_C_0, and RDARG_4_0 of Status Register 1 are supported operations as long as the volatile and nonvolatile configuration states of the device are the same. If the configuration state is changing during software reset, reading Status Register 1 should only be done after the software reset time has elapsed.

The software reset is independent of the state of RESET#. If RESET# is HIGH or Unconnected, and the software reset transactions are issued, the device will perform software reset.

4.13.4.1 Software reset related registers and transactions

Table 37 Software reset related registers and transactions

Related registers Related SPI transactions (see Table 75 on page 95)		Related octal transactions (see Table 78 on page 99)
N/A	Software Reset Enable (SRSTE_0_0)	Software Reset Enable (SRSTE_0_0)
N/A	Software Reset (SFRST_0_0)	Software Reset (SFRST_0_0)

Octal interface, 1.8V/3.0V

Features



4.13.5 Reset behavior

Table 38 Reset behavior

Transaction / register name	POR	Hardware reset and CS# signaling reset	Software reset
Summary	Device Reset Status Bits Reset All Volatile Registers Reset Configuration Reload to Default Volatile Protection Reset to Default Nonvolatile Protection unchanged Reset all Embedded operations	Device Reset Status Bits Reset All Volatile Registers Reset Configuration Reload to Default Volatile Protection Reset to Default Nonvolatile Protection unchanged Reset all Embedded operations	Device Reset Status Bits Reset Configuration Reload to Default Volatile Protection Reset to Default Nonvolatile Protection unchanged Reset all Embedded operations
Interface Requirements	All Inputs - IgnoredAll Outputs - Tristated	All Inputs - Ignored All Outputs - Tristated	Transactions (SRSTE_0_0, SFRST_0_0)
Status Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers
Configuration Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers
Protection Registers	PPB Lock Register - Load based on ASPO[2:1]	PPB Lock Register - Load based on ASPO[2:1]	PPB Lock Register - No Change
	DYB Access Register - Load based on ASPO[4]	DYB Access Register - Load based on ASPO[4]	DYB Access Register - No Change
	Password Register - Load based on ASPO[2] and ASPO[0]	Password Register - Load based on ASPO[2] and ASPO[0]	Password Register - No Change
ECC Status Register	Load 0x00	Load 0x00	Load 0x00
AutoBoot Register	Load from Nonvolatile Registers	Load from Nonvolatile Registers	No Change
Data Integrity Check Register	Load 0x00	Load 0x00	Load 0x00
Interface CRC Register	Load 0x00	Load 0x00	Load 0x00
ECC Error Count Register	Load 0x00	Load 0x00	Load 0x00
Address Trap Register	Load 0x00	Load 0x00	Load 0x00
Endurance Flex Register	Load from Nonvolatile Registers	Load from Nonvolatile Registers	No Change
I/O Mode	Load from Nonvolatile Registers	Load from Nonvolatile Registers	No Change
Memory/Register Erase in Progress	Not Applicable	Abort Erase	Abort Erase
Memory/Register Program in Progress	Not Applicable	Abort Program	Abort Program
Memory/Register Read in Progress	Not Applicable	Abort Read	Not Applicable
INT# Pin Configuration Register	Load 0xFF	Load 0xFF	Load 0xFF
INT# Pin Status Register	Load 0xFF	Load 0xFF	Load 0xFF



4.14 Power modes

4.14.1 Active power and standby power modes

The device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to I_{SB}. See **Table 83** for parameter specifications.

4.14.2 Deep power down (DPD) mode

Although the standby current during normal operation is relatively low, standby current can be further reduced with the DPD mode. The lower power consumption makes the DPD mode especially useful for battery powered applications.

4.14.2.1 Enter DPD

The device can enter DPD mode in two ways:

- 1. Enter DPD Mode using Transaction
- 2. Enter DPD Mode upon Power-up or Reset

Enter DPD Mode using the Enter Deep Power Down Mode Transaction

The DPD mode is enabled by sending the Enter Deep Power Down Mode Transaction (ENDPD_0_0) then waiting for a delay of $t_{\rm ENTDPD}$. The CS# pin must be driven HIGH after the command byte has been latched. If this is not done, then the DPD transaction will not be executed. After CS# is driven HIGH, the power-down state will be entered within the time duration of $t_{\rm ENTDPD}$ (see **Table 85** for timing specifications) and power consumption drops to $t_{\rm DPD}$. See **Table 83** for parameter specifications.

DPD can only be entered from an idle state. The DPD transaction is accepted only while the device is not performing an embedded algorithm as indicated by the Status Register 1 volatile, Device Ready/Busy Status Flag (RDYBSY) bit being cleared to zero (STR1V[0] = RDYBSY = 0). It is not allowed to send any transaction to device during t_{FNTDPD} time.

Enter DPD Mode upon Power-up or Reset

If the DPDPOR configuration bit is enabled (CFR4NV[2] = 1), the device will be in DPD mode after the completion of Power-up, Hardware Reset or CS# Signaling Reset. During POR or Reset the CS# should follow the voltage applied on VCC to enter DPD mode as shown in **Figure 61**. It is not allowed to send any transaction to device during t_{ENTDPD} time.




Figure 61 Enter DPD mode upon power-up or reset

Octal interface, 1.8V/3.0V

Features



4.14.2.2 Exit DPD

Device leaves DPD mode in one of the following ways:

Exit DPD Mode upon Hardware Reset

When the device is in DPD and CFR4NV[2] = 0, a Hardware reset will return the device to Standby mode.

Exit DPD Mode upon CS# Pulse

Device exits DPD upon receipt of CS# pulse of width t_{CSDPD} . The CS# should be driven HIGH after the pulse. HIGH to LOW transition on CS# is required to start a transaction cycle after the DPD exit. It takes t_{EXTDPD} to come out of DPD mode. The device will not respond until after t_{EXTDPD} .




Figure 62 Exit DPD mode

The device maintains its configuration during DPD, meaning the device exits DPD in the same state as it entered. Registers such as the ECC Status, ECC Error Detection Counter, Address Trap, and Interrupt Status Registers will be cleared.

4.14.2.3 DPD related registers and transactions

Table 39 DPD related registers and transactions

Related registers	Related SPI transactions (see Table 75 on page 95)	Related octal transactions (see Table 78 on page 99)
Configuration Register 4 (CFR4N, CFR4V) (see Table 52 on page 83)	Enter Deep Power Down Mode (ENDPD_0_0)	Enter Deep Power Down Mode (ENDPD_0_0)

4.15 Power up and power down

The device must not be selected at power up or power down until V_{CC} reaches the correct value as follows:

- V_{CC} (min) at power up, and then for a further delay of t_{PU}
- V_{SS} at power down

Features



4.15.1 Power up

The device ignores all transactions until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **Figure 63**). However, correct operation of the device is not guaranteed if V_{CC} returns below V_{CC} (min) during t_{PU} . No command should be sent to the device until the end of t_{PU} .

The device draws I_{POR} current during t_{PU} . After power up (t_{PU}) , the WRPGEN bit is reset and there is the option to be in the DPD mode or Standby mode. The DPDPOR bit in Configuration Register 4 (CFR4N[2]) controls if the device will be in DPD or Standby mode after the completion of POR (see **Table 52**). If the DPDPOR bit is enabled (CFR4N[2] = 1) the device is in DPD mode after power up. A Hardware reset (RESET#) required to return the device to Standby mode after POR.




Figure 63 Power up

4.15.2 Power down

During power down or voltage drops below $V_{CC}(\text{cut-off})$, the voltage must drop below $V_{CC}(\text{LOW})$ for a period of t_{PD} for the part to initialize correctly on power up (see **Figure 64**). If during a voltage drop the V_{CC} stays above $V_{CC}(\text{cut-off})$ the part will stay initialized and will work correctly when V_{CC} is again above $V_{CC}(\text{min})$. In the event POR did not complete correctly after power up, the assertion of the RESET# signal will restart the POR process.




Figure 64 Power down and voltage drop

Features



4.15.3 Power up and power down sequence

The following power sequence needs to be followed for the guaranteed reliable operation of HL-T/HS-T devices:

- Apply V_{CC} before V_{CCQ} during power up sequence. V_{CC} and V_{CCQ} can be applied simultaneously during power up, as long as V_{CCQ} does not exceed V_{CC} .
- During the power down mode, reduce the V_{CCQ} before V_{CC} . V_{CC} and V_{CCQ} can be reduced simultaneously during power down, as long as V_{CCQ} does not exceed V_{CC} .
- It is recommended to keep $V_{CCQ} \le V_{CC}$.




Figure 65 Power up and power down sequence

Octal interface, 1.8V/3.0V

Registers



5 Registers

Registers are small groups of storage cells used to configure as well as report the status of the device operations. HL-T/HS-T family of devices use separate nonvolatile and volatile storage groups to implement the different register bit types for legacy compatibility as well as new functionality. Each register is organized as a group of volatile bits with associated nonvolatile bits (if permanence is required). During power-up, hardware reset or software reset, the data in the nonvolatile bits of the register is transferred to the volatile bits to provide the default state of the volatile bits. When writing new data to nonvolatile bits of the register, the volatile bits are also updated with the new data. However, when writing new data to the volatile register bits the nonvolatile bits retain the old data. The register structure is shown in **Figure 66**.




Figure 66 Register structure




Figure 67 Data movement within register components

Octal interface, 1.8V/3.0V

Registers



5.1 Register naming convention

Table 40 Register bit description convention

Bit Number	Name	Function	Read/Write	Factory Default (binary)	Description
REGNAME#T[x] T = N, V, O Descending Order	-	-	Possible Options: N/A - Not Applicable R - Readable Only R/W - Readable and Writable R/1 - Readable and OTP	Possible Options: 0 1	Format: Description of the Configuration bit 0 = Option '0' selection of the Bit 1 = Option '1' selection of the Bit Dependency: Is this Bit part of a function which requires multiple bits for implementation?

5.2 Status register 1 (STR1x)

Status Register 1 contains both status and control bits. The functionality of supported Status Register 1 type is described in **Table 41**.

Table 41 Status register 1^[22]

TUDIC TI	Status register 1					
Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
STR1N[7] STR1V[7]	RESRVD	Reserved for Future Use	N->R V->R	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
STR1V[6]	PRGERR	Programming Error Status Flag	V-> R	0	Description: The PRGERR bit indicates program operation success or failure. When the PRGERR bit is set to a '1', it indicates that there was an error in the last programming operation. PRGERR bit is also set when a program operation is attempted within a protected memory region. When PRGERR is set, it can only be cleared with the Clear Program and Erase Failure Flags (CLPEF_0_0) transaction or a hardware/software reset. Note The device will only go to standby mode once the PRGERR flag is cleared.	
					Selection Options: 0 = Last programming operation was successful 1 = Last programming operation was unsuccessful	
					Dependency: N/A	
STR1V[5]	ERSERR	RR Erasing Error Status	V -> R	0	Description: The ERSERR bit indicates erase operation success or failure. When the ERSERR bit is set to a '1', it indicates that there was an error in the last erasing operation. ERSERR bit is also set when a erase operation is attempted within a protected memory sector. When ERSERR is set, it can only be cleared with the Clear Program and Erase Failure Flags (CLPEF_0_0) transaction or a hardware/software reset. Note The device will only go to standby mode once the ERSERR flag is cleared.	
					Selection Options: 0 = Last erase operation was successful 1 = Last erase operation was unsuccessful	
					Dependency: N/A	
STR1N[4:2] STR1V[4:2]	I I RPP() I J-() I	PROT[2:0] Legacy Block Protection based Memory Array size selection If PL N If PL N If PL		000	Description: The LBPROT[2:0] bits define the memory array size to be protected against program and erase transactions. Based on the LBPROT[2:0] configuration, either top 1/64, 1/4, 1/2, etc. or bottom 1/64, 1/4, 1/2, etc., or up to the entire array is protected. Note If PLPROT bit - Permanent Locking selection of Legacy Block Protection and 4KB Sector Architecture (CFR1x[4]) is set to a '1', the LBPROT[2:0] bits cannot be erased or programmed. Selection Options: 000 = Protection is disabled 001 = 1/64th of the (top/bottom) array protection is enabled 010 = 1/32nd of the (top/bottom) array protection is enabled	
			V -> R		111 = All sectors are protected	
					Dependency: TBPROT (CFR1x[5])	

Note

^{22.} STR1x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid.

Octal interface, 1.8V/3.0V

Registers



Status register 1^[22] (Continued) Table 41

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	V -> R	0	Description: The WRPGEN bit must be set to '1' to enable all program, erase or register write operations - it provides protection against inadvertent changes to memory or register values. The Write Enable (WRENB_0_0) transaction set the WRPGEN bit to '1' to allow program, erase or write transactions to execute. The Write Disable (WRDIS_0_0) transaction resets WRPGEN to a '0' to prevent all program, erase, and write transactions from execution. The WRPGEN bit is cleared to '0' at the end of any successful program, erase or register write operation. After a power down / power up sequence or a hardware/software reset, the Deep Power Down WRPGEN bit is cleared to '0'. Selection Options:
					0 = Program, erase or register write is disabled 1 = Program, erase or register write is enabled
					Dependency: N/A
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	'Busy V -> R 0		Description: The RDYBSY bit indicates whether the device is performing an embedded operation or is in standby mode ready to receive new transactions. Note The PRGERR and ERSERR status bits are updated while RDYBSY is set. If PRGERR or ERSERR are set, the RDYBSY bit will remain set indicating the device is busy and unable to receive new transactions. A Clear Program and Erase Failure Flags (CLPEF_0_0) transaction must be executed to return the device to standby mode. Selection Options:
					0 = Device is in standby mode ready to receive new operation transactions 1 = Device is busy and unable to receive new operation transactions
					Dependency: N/A

Table 42 **PRGERR summary**

Error flag	Symbol	Conditions			
		Bits cannot be programmed '1' to '0'			
		Trying to program in a protected region			
	PRGERR	If ASP0[2] or ASP0[1] is 0, any nonvolatile register write attempting to change the value of CFR1N[6:2]/CFR1V[6:2]			
Program Error		After the Password Protection Mode is selected and ASP Password Register update transaction executed			
		SafeBoot Failure			
		Configuration Failure			

Table 43 **ERSERR summary**

Error flag	Symbol	Conditions
		Sector Device Erase - All bits cannot be erased to '1's
Гиоло Гиили	ERSERR	Trying to erase a protected region
Erase Error		Register Erase - All bits cannot be erased to '1's during Erase portion of Register Write
		SafeBoot Failure

Note
22. STR1x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid.

Octal interface, 1.8V/3.0V

Registers



Status register 2 (STR2x) 5.3

Status Register 2 provides device status on operations. The functionality of supported Status Register 2 type is described in Table 44.

Status register 2^[23] Table 44

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STR2V[7:5]	RESRVD	Reserved for Future Use	V -> R	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
				Description: The DICRCS bit is used to determine when the device is in Memory Array Data Integrity Cyclic Redundancy Check suspend mode.	
STR2V[4]	DICRCS	Memory Array Data Integrity Cyclic Redundancy Check Suspend Status Flag	V-> R	0	Selection Options: 0 = Memory Array Data Integrity Cyclic Redundancy Check is not in suspend mode 1 = Memory Array Data Integrity Cyclic Redundancy Check is in suspend mode
					Dependency: N/A
STR2V[3]	DICRCA	Memory Array Data Integrity Cyclic Redundancy Check Abort Status Flag	V-> R	0	Description: The DICRCA bit indicates that the Memory Array Data Integrity CRC calculation operation was aborted. The abort condition is based on ending address (ENDADD) and starting address (STRADD) relationship. If ENDADD < STRADD + 3, then DICRCA will be set and the device will return to the Standby state. DICRCA flag gets cleared at the next Data Integrity CRC calculation operation when ENDADD ≥ STRADD + 3.
	ADDIT Status Hag			Selection Options: 0 = Memory Array Data Integrity CRC calculation Is not aborted 1 = Memory Array Data Integrity CRC calculation is aborted	
					Dependency: N/A
		Sector Erase Success/Failure	V -> R	0	Description: The SESTAT bit indicates whether the erase operation on the sector completed successfully. Evaluate Erase Status transaction (EVERS_4_0) must be executed prior to reading SESTAT bit which specifies the sector address.
STR2V[2]	SESTAT	Status Flag			Selection Options: 1 = Addressed sector (EVERS_4_0) was erased successfully 0 = Addressed sector (EVERS_4_0) was not erased successfully
					Dependency: N/A
					Description: The ERASES bit is used to indicate if the Erase operation is suspended.
STR2V[1] ERASES	Erase operation Suspend Status Flag	V -> R	0	Selection Options: 0 = Erase operation is not in suspend mode 1 = Erase operation is in suspend mode	
					Dependency: N/A
					Description: The PROGMS bit is used to indicate if the Program operation is suspended.
STR2V[0]	PROGMS	Program operation Suspend Status Flag	V -> R	0	Selection Options: 0 = Program operation is not in suspend mode 1 = Program operation is in suspend mode
					Dependency: N/A

^{23.} STR2x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid. STR2x bits are valid only when STR1V[0] / RDYBSY = 0.

Octal interface, 1.8V/3.0V

Registers



5.4 Configuration register 1 (CFR1x)

Configuration Register 1 controls interface and data protection functions.

Table 45 Configuration register 1

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR1N[7] CFR1V[7]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
CFR1N[6] CFR1V[6]	SP4KBS	Split 4KB Sectors selection between top and bottom address space	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: The SP4KBS bit selects whether the 4KB sectors are grouped together or evenly split between High and LOW address ranges. Selection Options: 0 = 4KB Sectors are grouped together 1 = 4KB Sectors are split between High and Low Addresses Dependency: TB4KBS(CFR1N[2])
CFR1N[5] CFR1V[5]	TBPROT	Top or Bottom Protection selection for Legacy Protection Mode	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: The TBPROT bit selects the reference point of the Legacy Block Protection bits (LBPROT[2:0]) in the Status Register on whether the protection starts from the top or starts from the bottom of the address range. The bit also selects a memory address range (lowest or highest) to remain readable is available for reading during Read Password Protection mode even before a successful Password entry is completed. Selection Options: 0 = Legacy Protection is applicable in the top half of the address range 1 = Legacy Protection is applicable in the bottom half of the address range Dependency: LBPROT[2:0] (STR1x[3:1])
CFR1N[4] CFR1V[4]	PLPROT	Permanent Locking selection of Legacy Block Protection and 4KB Sector Architecture	N -> R/1 V -> R	0	Description: The PLPROT bit permanently protects the Legacy Block Protection and 4KB Sector location. It thereby permanently protects the memory array protection scheme and sector architecture. Note PLPROT protects LBPROT[2:0], SP4KBS, TBPROT, and TB4KBS bits from program and erase, and it is recommended to configure these bits before configuring the PLPROT bit. Selection Options: 0 = Legacy Block Protection and 4KB Sector Location are not protected 1 = Legacy Block Protection and 4KB Sector Location are protected Dependency: N/A
CFR1N[3] CFR1V[3]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
CFR1N[2] CFR1V[2]	TB4KBS	Top or Bottom Address Range selection for 4KB Sector Block	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: The TB4KBS bit defines the logical address location of the 4KB sector block. The 4KB sector block replaces the fitting portion of the highest or lowest address sector. Selection Options: 0 = 4KB Sector Block is in the bottom of the memory address space 1 = 4KB Sector Block is in the top of the memory address space Dependency: SP4KBS (CFR1x[6])
CFR1N[1] CFR1V[1]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
CFR1N[0] CFR1V[0]	TLPROT	Temporary Locking selection of Legacy Block Protection and Sector Archi- tecture	N -> R V -> R/W	0	Description: The TLPROT bit temporarily protects the Legacy Block Protection and 4KB Sector location. Upon power-up or a hardware reset, TLPROT is set to its default state. When selected, it protects the memory array protection scheme and sector architecture from any changes. Note TLPROT protects LBPROT[2:0], SP4KBS, TBPROT, and TB4KBS bits from program and erase. Selection Options: 0 = Legacy Block Protection and 4KB Sector Location are not protected 1 = Legacy Block Protection and 4KB Sector Location are temporarily protected Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Table 464KB parameter sector location selection

SP4KBS	TB4KBS 4KB location				
0	0	4KB physical sectors at bottom (Low address)			
0	1	4KB physical sectors at top, (High address)			
1	Х	4KB Parameter sectors are split between top (High Address) and bottom (Low Address)			

Table 47 PLPROT and TLPROT protection

PLPROT	TLPROT Array protection and 4K sector			
0	0	Unprotected (Unlocked)		
1	Х	X TBPROT, LBPROTx, SP4KBS, TB4KBS - Permanently Protected (Locked)		
0	1	TBPROT, LBPROTx, SP4KBS, TB4KBS - Protected (Locked) till next Power-down		

5.5 Configuration register 2 (CFR2x)

Configuration Register 2 controls memory read latency and address byte length selection.

Table 48 Configuration register 2

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR2N[7] CFR2V[7]	ADRBYT	Address Byte Length selection between 3 or 4 bytes for Instructions	N -> R/W V -> R/W	0	Description: The ADRBYT bit controls the expected address length for all instructions that require address and is selectable between 3 Bytes or 4 Bytes. Selection Options: 0 = Instructions will use 3 Bytes for address 1 = Instructions will use 4 Bytes for address Dependency: N/A
CFR2N[6:4] CFR2V[6:4]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	000	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
		Memory Array Read			Description: The MEMLAT[3:0] bits control the read latency (dummy cycles) delay in all variable latency memory array and nonvolatile register read transactions. MEMLAT selection allows the user to adjust the read latency during normal operation based on different operating frequencies.
CFR2N[3:0] CFR2V[3:0]	MEMLAT[3:0]	Latoney coloction	N -> R/W V -> R/W	1000	Selection Options: 0000 = 0/5 Latency Cycles Selection based on transaction opcodes
					1111 = 15/28 Latency Cycles Selection based on transaction opcodes
					Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Latency code (cycles) versus frequency^[24, 25, 27] Table 49

		SDR SPI read transactions (MHz) (1S-1S-1S / 1S-1S-8S)	SDR octal read transactions (MHz) (8S-8S-8S)	DDR octal read transactions (MHz) (8D-8D-8D)	
Latency code	Number of cycles (1-1-1 / 8-8-8)	RDAY2_C_0 RDSSR_4_0 RDARG_C_0 ^[26] RDECC_4_0 RDPPB_4_0	RDAY1_4_0 RDSSR_4_0 RDARG_4_0 ^[26] RDECC_4_0 RDPPB_4_0	RDAY2_4_0 RDSSR_4_0 RDARG_4_0 ^[26] RDECC_4_0 RDPPB_4_0	
0000	0/5	50	50	42	
0001	1/6	68	64	57	
0010	2/8	81	92	85	
0011	3 / 10	93	121	107	
0100	4 / 12	106	150	121	
0101	5 / 14	118	166 (HL-T) / 178 (HS-T)	135	
0110	6 / 16	131	200	150	
0111	7 / 18	143	200	164	
1000	8 / 20	156	200	166 (HL-T) / 178 (HS-T)	
1001	9 / 22	166	200	192	
1010	10 / 23	166	200	200	
1011	11 / 24	166	200	200	
1100	12 / 25	166	200	200	
1101	13 / 26	166	200	200	
1110	14 / 27	166	200	200	
1111	15 / 28	166	200	200	

^{24.} When using the ECC error reporting mechanisms, the read output data must be at least 2 bytes for correct ECC reporting.
25. CK frequency > 200MHz SDR, or > 200MHz DDR is not supported by HS-T family of devices and CK frequency > 166MHz SDR, or > 166MHz DDR is not supported by HL-T family of devices.
26. RDARG_C_0 and RDARG_4_0 uses these latency cycles for reading nonvolatile registers.
27. RSFDP_3_0 always have a dummy cycle of eight and the maximum frequencies for different interfaces related to eight dummy cycles.

Octal interface, 1.8V/3.0V

Registers



5.6 Configuration register 3 (CFR3x)

Configuration Register 3 controls transaction behavior.

Table 50 Configuration register 3

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR3N[7:6] CFR3V[7:6] VRGLAT[1:0]	Volatile Register Read Latency selection - Dummy cycles	N -> R/W	00	Description: The VRGLAT[1:0] bits control the read latency (dummy cycles) delay in all variable latency register read transactions. VRGLAT[1:0] selection allows the user to adjust the read latency during normal operation based on different operating frequencies.	
	required for initial data access	V -> R/W		Selection Options: 00, 01, 10, 11 Latency Cycles Selection based on transaction opcodes	
					Dependency: N/A
CFR3N[5]		Blank Check selection during Erase	N -> R/W		Description: When this feature is enabled an erase transaction first evaluates the erase status of the sector. If the sector is found to erased, the erase operation is aborted. In other words, the erase operation is only executed if programmed bits are found in the sector. Disabling BLKCHK executes an erase operation unconditionally.
CFR3V[5]	CFR3V[5] BLKCHK	operation for better endurance	V -> R/W	0	Selection Options: 0 = Blank Check is disabled before executing an erase operation 1 = Blank Check evaluation is enabled before executing an erase operation
					Dependency: N/A
CFR3N[4] CFR3V[4]	I PGMBIIE	Program Buffer Size selection	N -> R/W V -> R/W	0	Description: The PGMBUF bit selects the Programming Buffer size which is used for page programming. Program buffer size affects the device programming time. Note If programming data exceeds the program buffer size, data gets wrapped.
CFR3V[4]					Selection Options: 0 = 256 Byte Write Buffer Size 1 = 512 Byte Write Buffer Size
					Dependency: N/A
CFR3N[3] CFR3V[3]	UNHYSA	Uniform or Hybrid Sector Architecture Selection	N -> R/W V -> R	0	Description: The UNHYSA bit selects between uniform (all 256KB sectors) or hybrid (4KB sectors and 256KB sectors) sector architecture. If hybrid sector architecture is selected, 4KB sector block is made part of the main Flash array address map. The 4KB sector block can overlay at either the highest or the lowest address range of the device. If uniform sector architecture is selected, 4KB sector block is removed from the address map and all sectors are of uniform size. Note Hybrid sector architecture also enables 4KB Sector Erase transaction (20h). Otherwise, 4KB Sector Erase transaction, if issued, is ignored by the device.
					Selection Options: 0 = Hybrid Sector Architecture (combination of 4KB sectors and 256KB sectors) 1 = Uniform Sector Architecture (all 256KB sectors)
					Dependency: SP4KBS(CFR1N[6]), TB4KBS(CFR1N[2])
CFR3N[2] CFR3V[2]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	
CFR3N[1] CFR3V[1]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
CFR3N[0] CFR3V[0]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	

Octal interface, 1.8V/3.0V

Registers



Table 51 Register latency code (cycles) versus frequency^[29, 31]

	SDR SPI register	transaction latence (1S-1S-1S) ^[28]	y dummy cycles		ter transactions cycle (8S-8S-8S)	DDR octal register transactions latency dummy cycle (8D-8D-D8)	
Latency code	Frequency	RDARG_C_0 ^[30] RDDYB_4_0	RDPLB_0_0 RDIDN_0_0 RDSR1_0_0 RDSR2_0_0	Frequency	RDARG_4_0 ^[30] RDPLB_4_0 RDDYB_4_0 RDIDN_4_0 RDSR1_4_0 RDSR2_4_0	Frequency	RDARG_4_0 ^[30] RDPLB_4_0 RDDYB_4_0 RDIDN_4_0 RDSR1_4_0 RDSR2_4_0
00	50MHz	0	0	50MHz	3	25MHz	3
01	133MHz	1	0	133MHz	4	66MHz	4
10	133MHz	1	1	166MHz	5	166MHz (HL-T) / 200MHz (HS-T)	5
11	166MHz	2	2	200MHz	6	200MHz	6

Notes

Configuration register 4 (CFR4x) 5.7

Configuration Register 4 controls the main Flash array read transactions burst wrap behavior and output driver impedance.

Table 52 **Configuration register 4**

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
					Description: The IOIMPD[2:0] bits select the IO driver output impedance (drive strength). The output impedance configuration bits adjust the drive strength during normal device operation to meet system signal integrity requirements.
CFR4N[7:5] CFR4V[7:5]	IOIMPD[2:0]	I/O Driver Output Impedance selection	N -> R/W V -> R/W	101	Selection Options: $000 = 45\Omega$ $001 = 120\Omega$ $010 = 90\Omega$ $011 = 60\Omega$ $100 = 45\Omega$ $101 = 30\Omega \text{ (Factory Default)}$ $110 = 20\Omega$ $111 = 15\Omega$
					Dependency: N/A
CFR4N[4]	RBSTWP	Read Burst Wrap Enable selection	N -> R/W V -> R/W	0	Description: The RBSTWP bit selects the read burst wrap feature. It allows the device to enter and exit burst wrapped read mode during normal operation. The wrap length is selected by RBSTWL[1:0] bits.
CFR4V[4]					Selection Options: 0 = Read Wrapped Burst disabled 1 = Read Wrapped Burst enabled
					Dependency: RBSTWL[1:0] (CFR4x[1:0])
CFR4N[3] CFR4V[3]	ECC12S	Error Correction Code (ECC) 1-bit or 1-bit/2-bit error correction selection	N -> R/W V -> R/W	1	Description: The ECC12S bit selects between 1-bit ECC error detection/correction or both 1-bit ECC error detection and correction and 2-bit ECC error detection. This configuration option affects Address Trap Register and ECC Counter Register functionalities as well. The host needs to erase and reprogram the data in the SEMPER™ Flash memory upon ECC configuration change (1-bit correction to 1-bit correction and 2-bit detection or vice versa).
					Selection Options: 0 = 1-bit ECC Error Detection/Correction 1 = 1-bit ECC Error Detection/Correction and 2-bit ECC error detection
					Dependency: N/A

CK frequency > 166MHz SDR, is not supported.
 RDUID_4_0 alway has 32 cycles of latency. Maximum frequency under SDR SPI is 166MHz, under HS-T SDR/DDR Octal is 200MHz and under HL-T SDR/DDR Octal is 166MHz.

^{30.} RDARG_C_O and RDARG_4_0 uses these dummy cycles for reading volatile registers.
31. RDCRC_4_O alway has 8 cycles of latency. Maximum frequency under SDR SPI is 166MHz, under HS-T SDR/DDR Octal is 200MHz and under HL-T SDR/DDR Octal is 166MHz

Octal interface, 1.8V/3.0V

Registers



Table 52 Configuration register 4 (Continued)

			(,	
Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR4N[2] CFR4V[2]	DPDPOR	Deep Power Down power saving mode entry selection upon POR	N -> R/W V -> R	0	Description: The DPDPOR bit selects if the device will be in either Deep Power Down (DPD) mode or the Standby mode after the completion of POR. If enabled, DPDPOR configures the device to start in DPD mode to reduce current consumption until the device is needed. If the device is in DPD, a pulse on CS# or a Hardware reset will return the device to Standby mode.
			V~K		Selection Options: 0 = Standby mode is entered upon the completion of POR 1 = Deep Power Down Power mode is entered upon the completion of POR
					Dependency: N/A
		Read Burst Wrap Length selection	N -> R/W V -> R/W	00	Description: The RBSTWL[1:0] bits select the read burst wrap length and alignment during normal operation. It selects the fixed length/aligned group of 8-, 16-, 32-, or 64-bytes.
CFR4N[1:0] CFR4V[1:0]	RBSTWL[1:0]				Selection Options: 00 = 8 Bytes Wrap length 01 = 16 Bytes Wrap length 10 = 32 Bytes Wrap length 11 = 64 Bytes Wrap length
					Dependency: RBSTWP (CFR4x[4])

Table 53 Output Data Wrap Sequence

Wrap boundary (bytes)	Start address (Hex)	Address sequence (Hex)
Sequential	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18.
8	XXXXXX00	00, 01, 02, 03, 04, 05, 06, 07, 00, 01, 02.
8	XXXXXX07	07, 00, 01, 02, 03, 04, 05, 06, 07, 00, 01.
16	XXXXXX02	02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 00, 01, 02, 03.
16	XXXXXX0C	0C, 0D, 0E, 0F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E.
32	XXXXXX0A	0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F.
32	XXXXXX1E	1E, 1F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 00.
64	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D, 2E, 2F, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3A, 3B, 3C, 3D, 3E, 3F 00, 01, 02.
64	XXXXXX2E	2E, 2F, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3A, 3B, 3C, 3D, 3E, 3F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D.

Registers



5.8 Configuration register 5 (CFR5x)

Configuration Register 5 controls the Octal interface device behavior.

Table 54 Configuration register 5

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR5N[7] CFR5V[7]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	
CFR5N[6] CFR5V[6]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	1	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR5N[5:2] CFR5V[5:2]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0000	
CFR5N[1] CFR5V[1]	SDRDDR	Octal SPI SDR or DDR selection	N -> R/W V -> R/W	0	Description: The SDRDDR bit selects between SDR or DDR for all data transfers to the device. Based on SDRDDR selection, all transactions either are SDR or DDR. Note SDRDDR bit only controls the interface for Octal mode (8-8-8). Selection Options: 0 = SDR enabled 1 = DDR enabled Dependency: N/A
CFR5N[0] CFR5V[0]	OPI-IT	Octal Interface and Protocol Selection - I/O width set to 8 bits (8-8-8)	N -> R/W V -> R/W	0	Description: The OPI-IT bit selects the I/O width of the device to be 8-bits wide. When configured to 8-bits (OPI-IT) all transactions require Opcode, Address and Data always sent on all eight I/Os. Selection Options: 0 = Data Width set to 1 bit wide (1x) - Legacy Single SPI Protocol 1 = Data Width set to 8 wide (8x) - Octal Protocol Dependency: N/A

5.9 Interface CRC enable register (ICEV)

Interface CRC Enable Register controls the enabling/disabling of the Interface CRC function.

Table 55 Interface CRC enable register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ICEV[7:1]	RESVRD	Reserved for Future Use	V -> R	0000000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ICEV[0]	ITCRCE	Interface CRC Selection	V -> R/W	0	Description: The ITCRCE bit controls enabling/disabling of the Interface CRC function. Selection Options: 0 = Interface CRC Enabled 1 = Interface CRC Disabled Dependency: N/A

5.10 Interface CRC check-value register (ICRV)

The Interface CRC Check-value Register (ICRV) stores the results of the CRC calculation on the command and Data Content over the interface for Protection.

Table 56 Interface CRC check-value register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ICRV[31:0]	ITCRCV[31:0]	Interface CRC Checksum Value	V -> R	0xFFFFFFF	Description: The ITCRCV[31:0] bits store the check-value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



5.11 Memory array data integrity check CRC register (DCRV)

The memory array Data Integrity Check CRC Register (DCRV) stores the results of the CRC calculation on the data contained between the specified starting and ending addresses.

Table 57 Memory array data integrity check CRC register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
DCRV[31:0]	DTCRCV[31:0]	Memory Array Data CRC Checksum Value	V -> R	0x00000000	Description: The DTCRCV[31:0 bits store the checksum value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A

5.12 ECC status register (ESCV)

The ECC Status Register (ESCV) contains the ECC status of any error correction action performed on the unit data whose byte was addressed during last read.

Note Unit data is defined as the number of bytes over which the ECC is calculated. HL-T/HS-T family devices have a 16 bytes (128 bits) unit data.

Table 58 ECC status register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ECSV[7:5]	RESRVD	Reserved for Future Use	V -> R	000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ECSV[4]	ECC2BT	ECC Error 2-bit Error Detection Flag	V -> R	0	Description: The ECC2BT bit indicates that a 2-bit ECC Error was detected in the data unit (16 bytes). A Clear ECC Status Register transaction (CLECC_0_0) will reset ECC2BT. Note ECC2BT is updated every time any memory address is read and is sticky, i.e. once it is set, it remains set. The ECC2BT status is maintained until a Clear ECC Status Register transaction (CLECC_0_0) is executed. Note ECC1BT is not valid if ECC2BT status flag is set.
					Selection Options: 0 = No 2-Bit ECC Error was detected in the data unit (16 bytes) 1 = 2-bit ECC Error was detected in the data unit (16 bytes)
					Dependency: CFR4x[3]
ECSV[3]	ECC1BT	ECC Error 1-bit Error Detection and Correction Flag	V -> R	0	Description: The ECC1BT bit indicates that a 1-bit ECC Error was detected and corrected in the data unit (16 bytes). A Clear ECC Status Register transaction (CLECC_0_0) will reset ECC1BT. Note ECC1BT is updated every time any memory address is read and is sticky, i.e. once it is set, it remains set. The ECC1BT status is maintained until a Clear ECC Status Register transaction (CLECC_0_0) is executed.
					Selection Options: 0 = No 1-Bit ECC Error was detected in the data unit (16 bytes) 1 = 1-bit ECC Error was detected in the data unit (16 bytes)
					Dependency: N/A
ECSV[2:0]	RESRVD	Reserved for Future Use	V -> R	000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.

Octal interface, 1.8V/3.0V

Registers



5.13 ECC address trap register (EATV)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC transaction.

Table 59 ECC address trap register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EATV[31:0]	ECCATP[31:0]	ECC 1-bit and 2-bit Error Address Trap Register	V-> R	0x00000000	Description: The Address Trap Register (ECCATP[31:0]) stores the ECC unit data address where a 1-Bit/2-Bit error occurred during a read operation. ECCATP[31:0] stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC Status Register transaction (CLECC_0_0). Note ECCATP[31:0] is only updated during Read Instruction. Note Mask non-valid upper ECCATP address bits from ECC unit address. Note Clear ECC Status Register transaction (CLECC_0_0), POR or Hardware/Software reset clears the EATV[31:0] to 0x00000000. Selection Options: ECC Error Data Unit Address Dependency: N/A

5.14 ECC error detection count register (ECTV)

The ECC Error Detection Counter Register (ECTV) stores the number of either 1-Bit/2-Bit or only 1-Bit ECC errors have occurred during read operations since the last POR or hardware/software reset.

Table 60 ECC count register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ECTV[15:0]	ECCCNT[15:0]	ECC 1-bit and 2-bit Error Count Register	V -> R	0x0000	Description: The ECCCNT[15:0] stores the number of 1-bit/2-bit ECC errors occurred during read operations since the last POR or hardware/software reset. Note ECCCNT[15:0] is only updated during Read Instruction. Note Only one ECC error is counted for each data unit. If multiple read transactions access the same unit data containing an ECC error, the ECCCNT[15:0] will increment each time the unit data is read. Note Once the count reaches 0xFFFF, the ECCCNT[15:0] will stop incrementing Note POR or Hardware/Software reset clears the ECCNT[15:0] to 0x0000. Selection Options: ECC Error Count Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Advanced sector protection register (ASPO) 5.15

The ASP Register (ASPO) configures the behavior of Advanced Sector Protection scheme.

Table 61 **Advanced sector protection register**

Table 61	Advanced sector protection register					
Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
ASPO[15:6]	RESRVD	Reserved for Future Use	N -> R/1	1111111111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
ASPO[5]	ASPRDP	Read Password Based Protection Selection	N -> R/1	1	Description: The ASPRDP bit selects the Read Password Mode Protection mode. Read Password Protection mode works in conjunction with Password Protection mode to protect all sectors from Read/Erase/Program. Based on TBPROT configuration bit (CFR1x[5]), either the top or bottom sector is available for reading.	
					Selection Options: 0 = Read Password Protection Mode is enabled 1 = Read Password Protection Mode is disabled	
					Dependency: TBPROT (CFR1x[5])	
		Duna maia Dunaka akia m			Description: The ASPDYB bit selects whether all DYB bits (sectors) are in the protected state following power-up or hardware reset. DYB bits will individually need to be reset to change sector protections.	
ASPO[4]	ASPDYB	Dynamic Protection (DYB) for all sectors at power-up Selection	N -> R/1	1	Selection Options: 0 = DYB based sector protection enabled at power-up or hardware reset 1 = DYB based sector protection disabled at power-up or hardware reset	
					Dependency: N/A	
		Permanent Protection (PPB) bits for all sectors programma- bility Selection	N -> R/1	1	Description: The ASPPPB bit selects whether all PPB bits are one-time programmable making PPB sector protection permanent. Note ASPPPB disables PPB erase transaction (ERPPB_0_0).	
ASPO[3]	ASPPPB				Selection Options: 0 = PPB bits are one-time programmable 1 = PPB bits can be erased and programmed as desired	
					Dependency: N/A	
ASPO[2]	ASPPWD	PPWD Password Based Protection Selection	N -> R/1	1	Description: The ASPPWD bit selects the Password Protection Mode. Password Protection mode protects all PPB bits till the correct password is entered. The ASPPWD can also be used in combination with the ASPRDP to protect all registers and all memory from erase/program and to protect sectors from being read as well till the correct password is provided - except for top or bottom sector which is available for reading based on TBPROT configuration bit (CFR1x[5]). Note When ASPPWD is selected, ASPO[15:0], CFR1N[7:2] and PWDO[63:0] are protected against Write operations.	
					Selection Options: 0 = Password Protection Mode is enabled 1 = Password Protection Mode is disabled	
					Dependency: N/A	
		Persistent Protection			Description: The ASPPER bit selects the Persistent Protection Mode. The Persistent Protection mode (ASPPER) protects the ASPO[15:0], CFR1x[6, 5, 4, 2] and CFR3x[3] registers from erase or program.	
ASPO[1]	ASPPER	Selection (Register Protection Selection)	N -> R/1	1	Selection Options: 0 = Persistent Protection Mode is enabled 1 = Persistent Protection Mode is disabled	
					Dependency: N/A	
ASPO[0] ASPPRN	ASPPRM	Permanent Protection Selection	N -> R/1	1	Description: The ASPPRM bit selects the Permanent Protection Mode. The Permanent Protection mode (ASPPRM) permanently protects the PPB bits from erase or program. ASPPRM bit should be programmed once all the PPB based sector protections are finalized. Note Permanent protection is independent of the PPBLOCK bit.	
					Selection Options: 0 = Permanent Protection Mode is enabled 1 = Permanent Protection Mode is disabled Dependency: N/A	

Octal interface, 1.8V/3.0V

Registers



5.16 ASP password register (PWDO)

The ASP Password Register (PWDO) is used to permanently define a password.

Table 62 Password register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PWDO[63:0]	PASWRD[63:0]	Password Register	N -> R/1	0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	Description: The PASWRD[63:0] permanently stores a password used in password protected modes of operation. When the Password Protection Mode is enabled, this register will output the undefined data upon read password request. Selection Options: Password Dependency: N/A

5.17 ASP PPB lock register (PPLV)

The PPBLCK bit in the ASP PPB Lock Register (PPLV) is used to protect the PPB bits.

Table 63 ASP PPB lock register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPLV[7:1]	RESVRD	Reserved for Future Use	V -> R	0000000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
PPLV[0]	PPBLCK	PPB Temporary Protection Selection	V -> R/W	1, ASPO[2:1]	Description: The PPBLCK bit is used to temporarily protect all the PPB bits. Selection Options: 1 = PPB Bits can be erased or programmed 0 = PPB bits are protected against erase or program till the next POR or hardware reset Dependency: N/A

5.18 ASP PPB access register (PPAV)

The ASP PPB Access Register (PPAV) is used to provide the state of each sector's PPB protection bit.

Table 64 ASP PPB access register

	_		_		
Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPAV[7:0]	PPBACS[7:0]	Sector Based PPB Protection Status	N -> R/W	11111111	Description: The PPBACS[7:0] bits are used to provide the state of the individual sector's PPB bit. Selection Options: FF = PPB for the sector addressed by the Read PPB transaction (RDPPB_4_0) is 1, not protecting that sector from program or erase operations 00 = PPB for the sector addressed by the Read PPB transaction (RDPPB_4_0) is 0, protecting that sector from program or erase operations Dependency: N/A

Registers



5.19 ASP dynamic block access register (DYAV)

The ASP DYB Access Register (DYAV) is used to provide the state of each sector's DYB protection bit.

Table 65 ASP DYB access register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
DYAV[7:0]	DYBACS[7:0]	Sector Based DYB Protection Status	V -> R/W	11111111	Description: The DYBACS[7:0] bits are used to provide the state of the individual sector's DYB bit. Selection Options: FF = DYB for the sector addressed by the Read DYB transaction (RDDYB_4_0) is 1, not protecting that sector from program or erase operations 00 = DYB for the sector addressed by the Read DYB transaction (RDDYB_4_0) is 0, protecting that sector from program or erase operations Dependency: N/A

5.20 AutoBoot register (ATBN)

The AutoBoot Register (ATBN) provides a means to automatically read boot code as part of the power-on reset, or hardware reset process.

Table 66 AutoBoot register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
		Starting Address Selection where		000000000000000000000000000000000000000	Description: The STADR[22:0] bits set the starting address from which the device will output the read data.
ATBN[31:9]	STADR[22:0]	AutoBoot will start	N -> R/W	000000000	Selection Options: Address Bits
		reading data from			Dependency: N/A
ATBN[8:1]	STDLY[7:0]	AutoBoot Read Starting Delay Selection	N -> R/W	00000000	Description: The STDLY[7:0] bits specify the initial delay (clock cycles) needed by the host before it can accept data. Note STDLY[7:0]=0x00 is valid for SPI up to 50MHz. STDLY[7:0] = 0x01 or higher is valid for SPI up to 166MHz. STDLY[7:0] = 0x05 or higher is valid for HL-T Octal up to 166MHz and HS-T Octal up to 200MHz. Selection Options: Address Bits Dependency: N/A
ATBN[0]	ATBTEN	AutoBoot Feature Selection	N -> R/W	0	Description: The ATBTEN bit enables or disables the AutoBoot feature. Selection Options: 0 = AutoBoot feature disabled 1 = AutoBoot feature enabled Dependency: N/A

5.21 Sector erase count register (SECV)

The Sector Erase Count Register (SECV) contains the number of times the addressed sector has been erased.

Table 67Sector erase count register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
SECV[23]	SECCPT	Sector Erase Count Corruption Status Flag	V -> R	0x0	Description: The SECCPT bit is used to determine if the reported sector erase count is corrupted and was reset. Note If SECCPT is set due to count corruption, it will reset to 0 on the next successful erase operation on the selected sector. Selection Options: 0 = Sector Erase Count is not corrupted and is valid 1 = Sector Erase Count is corrupted and is not valid Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Table 67 Sector erase count register (Continued)

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
SECV[22:0]	SECVAL[22:0]	Sector Erase Count Value	V -> R	0x000000	Description: The SECVAL[22:0] bits store the number of times a sector has been erased Selection Options: Value Dependency: N/A

5.22 INT# pin configuration register (INCV) - octal only

The INT# pin Configuration Register (INCV) configures which internal event will trigger a HIGH to LOW transition on the INT# output pin.

Notes

- When INCV disables a particular feature from driving the INT# pin, it will prevent the corresponding INSV bit(s) from being updated.
- Clearing a bit within INCV has no effect on INSV, and it is a system responsibility to independently clear the INSV as required.

Table 68 Interrupt configuration register

Table 00	interrupt configuration register						
Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description		
					Description: The INT# pin is an open-drain output used to indicate to the host system that an event has occurred within the memory device. The INTBEN bit enables or disables the functionality controlling INT# pin.		
INCV[7]	INTBEN	INT# pin Enable Selection	V -> R/W	1	Selection Options: 0 = INT# pin functionality is enabled 1 = INT# pin functionality is disabled		
					Dependency: N/A		
INCV[6:5]	RESRVD	Reserved for Future Use	V -> R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.		
					Description: The REYBSY bit enables or disables whether device ready/busy state will transition INT#.		
INCV[4]	REYBSY	Ready/Busy Transition Selection	V -> R/W	1	Selection Options: 0 = A Busy to Ready transition will cause a HIGH to LOW transition on the INT# output 1 = Ready/Busy transitions will not transition the INT# output		
					Dependency: N/A		
INCV[3:2]	RESRVD	Reserved for Future Use	V -> R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.		
		ECC2BT ECC 2-bit Error Detection Selection0	V -> R/W	1	Description: The ECC2BT bit enables or disables whether a 2-bit ECC detection error will transition INT#.		
INCV[1]	ECC2BT				Selection Options: 0 = 2-bit ECC detection will cause a HIGH to LOW transition the INT# output 1 = 2-bit ECC detection will not transition the INT# output		
					Dependency: N/A		
					Description: The ECC1BT bit enables or disables whether a 1-bit ECC detection and correction error will transition INT#.		
INCV[0]	ECC1BT	ECC 1-bit Error Detection and Correction Selection	V -> R/W	1	Selection Options: 0 = 1-bit ECC detection and correction will cause a HIGH to LOW transition the INT# output 1 = 1-bit ECC detection and correction will not transition the INT# output		
					Dependency: N/A		

$\mathbf{256Mb}/\mathbf{512Mb}/\mathbf{1Gb}\ \mathbf{SEMPER^{\text{TM}}}\ \mathbf{Flash}$

Octal interface, 1.8V/3.0V

Registers



5.23 INT# pin status register (INSV) - Octal Only

The INT# Pin Status Register (INSV) indicates which internal event(s) has occurred since the last time the ISR was cleared.

Table 69 Interrupt status register

Bit number	Name	Function	Read/Write N=Nonvolatile V=Volatile	Factory default (binary)	Description
INSV[7:5]	RESRVD	Reserved for Future Use	V -> R/W	111	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
					Description: The REYBSY bit indicates whether the device's ready/busy status has caused a transition on INT#.
INSV[4]	REYBSY	Ready/Busy Transition	V -> R/W	1	Selection Options: 0 = A Busy to Ready transition has occurred 1 = A Busy to Ready transition has not occurred
					Dependency: N/A
INSV[3:2]	RESRVD	Reserved for Future Use	V -> R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
			V -> R/W	1	Description: The ECC2BT bit indicates whether a 2-bit ECC detection error has caused a transition on INT#.
INSV[1]	ECC2BT	ECC 2-bit Error Detection			Selection Options: 0 = 2-bit error detection has occurred 1 = 2-bit error detection has not occurred
					Dependency: N/A
					Description: The ECC1BT bit indicates whether a 1-bit ECC correction error has caused a transition on INT#.
INSV[0]	ECC1BT	ECC 1-bit Error Detection and Correction	V -> R/W	1	Selection Options: 0 = 1-bit error correction has occurred 1 = 1-bit error correction has not occurred
					Dependency: N/A

5.24 Infineon® Endurance Flex architecture selection register (EFXx)

The Infineon® Endurance Flex architecture Selection registers (EFXx) define the long retention / high endurance regions based on a four pointer based architecture.

Table 70 Infineon® Endurance Flex architecture selection register (pointer 4)

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX40[10:2]	EPTAD4[8:0]	Endurance Flex Pointer 4 Address	N -> R/1	111111111	Description: The EPTAD4[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined.
LIX10[10.2]	2. 17.5 1[0.0]	Selection	1 1 1 1 1 1		Selection Options: Pointer Address
					Dependency: N/A
	ERGNT4	Endurance Flex Pointer 4 based Region Type Selection	N -> R/1	1	Description: The ERGNT4 bit defines whether the region is long retention or high endurance.
EFX4O[1]					Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors
					Dependency: N/A
			N -> R/1	1	Description: The EPTEN4 bit define whether the wear leveling pointer is enabled/disabled.
EFX4O[0]	EPTEB4	Endurance Flex Pointer 4 Enable# Selection			Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled
					Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Table 71 Infineon® Endurance Flex architecture selection register (pointer 3)

Bit number	Name	Function	Read/Write N=Nonvolatile V=Volatile	Factory default (binary)	Description
EFX30[10:2]	EPTAD3[8:0]	Endurance Flex Pointer 3 Address	N -> R/1	111111111	Description: The EPTAD3[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined.
LI 750[10.2]	LI IADS[0.0]	Selection	N -> IV I	111111111	Selection Options: Pointer Address
					Dependency: N/A
		Endurance Flex Pointer 3 based Region Type Selection	N -> R/1	1	Description: The ERGNT3 bit defines whether the region is long retention or high endurance.
EFX3O[1]	ERGNT3				Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors
					Dependency: N/A
			N -> R/1	1	Description: The EPTEN3 bit define whether the wear leveling pointer is enabled/disabled.
EFX3O[0]	ЕРТЕВЗ	Endurance Flex Pointer 3 Enable# Selection			Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled
					Dependency: N/A

Table 72 Infineon® Endurance Flex architecture selection register (pointer 2)

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX2O[10:2]	EPTAD2[8:0]	Endurance Flex Pointer 2 Address	N -> R/1	111111111	Description: The EPTAD2[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined.
		Selection			Selection Options: Pointer Address
					Dependency: N/A
	ERGNT2	Endurance Flex Pointer 2 based Region Type Selection	N -> R/1	1	Description: The ERGNT2 bit defines whether the region is long retention or high endurance.
EFX2O[1]					Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors
					Dependency: N/A
			N -> R/1	1	Description: EPTEN2 bit define whether the wear leveling pointer is enabled/disabled.
EFX2O[0]	EPTEB2	Endurance Flex Pointer 2 Enable# Selection			Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled
					Dependency: N/A

Octal interface, 1.8V/3.0V

Registers



Table 73 Infineon® Endurance Flex architecture selection register (pointer 1)

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX10[10:2]	EPTAD1[8:0]	Endurance Flex Pointer 1 Address	N -> R/1	111111111	Description: The EPTAD1[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined.
LI X10[10.2]	LI IADI[0.0]	Selection	N -> N/I	111111111	Selection Options: Pointer Address
					Dependency: N/A
					Description: The ERGNT1 bit defines whether the region is long retention or high endurance.
EFX1O[1]	ERGNT1	Endurance Flex Pointer 1 based Region Type Selection	N -> R/1	1	Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors
					Dependency: N/A
					Description: The EPTEN1 bit define whether the wear leveling pointer is enabled/disabled.
EFX1O[0]	EPTEB1	Endurance Flex Pointer 1 Enable# Selection	N -> R/1	1	Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled
					Dependency: N/A

Table 74 Infineon® Endurance Flex architecture selection register (pointer 0)

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX0O[1]	GBLSEL	All Sectors based	N -> R/1	1	Description: TheMbLSEL bit defines whether all sectors are defined as long retention region or high endurance region. Note If all other pointer registers are disabled, this bit defines the behavior of the entire memory space and is hardwired to start at Sector 0.
[2]		Region type Selection		_	Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors
					Dependency: N/A
					Description: The WRLVEN bit enables/disables the wear leveling feature.
EFX0O[0]	WRLVEN	Wear Leveling Enable Selection	N -> R/1	1	Selection Options: 0 = Wear Leveling Disabled 1 = Wear Leveling Enabled
					Dependency: N/A

6

Octal interface, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPER™ Flash

6.1 SPI (1S-1S-1S) transaction table

Transaction table

Table 75 SPI (1S-1S-1S) transaction table

Function	Transaction name	Description	Prerequisite transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	RDIDN_0_0	Read manufacturer and device identification transaction provides read access to manufacturer and device identification.	-	9F (CMD)	-	1	-	1	-	-	1	-	Figure 11	166	N/A
Read device ID	RSFDP_3_0	Read JEDEC Serial Flash Discoverable Parameters transaction sequentially accesses the Serial Flash Discovery Parameters (SFDP).	-	5A (CMD)	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	Figure 12	156	3
	RDUID_0_0	Read Unique ID accesses a factory programmed 64-bit number which is unique to each device.	-	4C (CMD)	-	1	-	1	-	-	1	-			
	RDSR1_0_0	Read Status Register 1 transaction allows the Status Register 1 contents to be read from DQ1/SO.	-	05 (CMD)	-	1	-	1	-	-	1	-	Figure 11		N/A
	RDSR2_0_0	Read Status Register-2 transaction allows the Status Register-2 contents to be read from DQ1/SO.	1	07 (CMD)	-	1	-	1	-	-	1	-			
	DDARG C 0	Read Any Register transaction provides a	-	65	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	5 1 6 0		3
	RDARG_C_0	way to read all addressed nonvolatile and volatile device registers.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		4
Register	WRENB_0_0	Write Enable sets the Write Enable Latch bit of the Status Register 1 to 1 to enable write, program and erase transactions.	-	06 (CMD)	-	-,		-			-,	-			
access	WRDIS_0_0	Write Disable sets the Write Enable Latch bit of the Status Register 1 to 0 to disable write, program and erase transactions execution.	-	04 (CMD)	-	-	-	-	-	-	-	-	Figure 6	166	N/A
	WRARG_C_1	Write Any Register transaction provides a way to write all addressed nonvolatile and	WRENB 0 0	71	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	+	-	Figure 0		3
	WKARG_C_1	volatile device registers.	WREND_U_U	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	Figure 9		4
	CLPEF_0_0	Clear Program and Erase Failure Flags transaction resets STR1V[5] (Erase failure flag) and STR1V[6] (Program failure flag).	1	82 (CMD)	-	1	-	1	-	-	į.	-	Figure 6		N/A
	RDECC_4_0	Read ECC Status is used to determine the ECC status of the addressed data unit.	-	19 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		4
ECC	CLECC_0_0	Clear ECC Status Register transaction resets ECC Status Register bit[4] (2-bit ECC Detection), ECC Status Register bit[3] (1-bit ECC Correction), Address Trap Register and ECC Detection Counter.	-	1B (CMD)	-	-	-	-	-	-	-	-	Figure 6		N/A
CRC	DICHK_4_1	Data Integrity Check transaction causes the device to perform a Data Integrity Check over a user defined address range.	-	5B (CMD)	Start ADDR [31:24]	Start ADDR [23:16]	Start ADDR [15:8]	Start ADDR [7:0]	End ADDR [31:24]	End ADDR [23:16]	End ADDR [15:8]	End ADDR [7:0]	Figure 8	166	4



Function	Transaction name	Description	Prerequisite transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	RDAY1_C_0	Read transaction reads out the memory	-	03	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	1			3
	RDATI_C_0	contents at the given address. The maximum CK frequency for this transaction is 50MHz frequency.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	i	Figure 13	50	4
Read flash array	RDAY1_4_0	is sowing frequency.	-	13 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	ì			4
	RDAY2_C_0	Read Fast transaction reads out the memory contents at the given address. The	-	0B	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	Figure 12		3
	RDATZ_C_0	maximum CK frequency for this transaction is 166MHz frequency.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		
Program flash array	PRPGE_4_1	Program Page programs 256B or 512B data to the memory array in one transaction.	WRENB_0_0	12 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Continu e)	1	Figure 9		4
	ER004_4_0	Erase 4-KB Sector transaction sets all the bits of a 4KB sector to 1 (all bytes are FFh).	WRENB_0_0	21 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 7		
	ER256_4_0	Erase 256-KB Sector transaction sets all the bits of a 256KB sector to 1 (all bytes are FFh).	WRENB_0_0	DC (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 7		
Erase flash	ERCHP_0_0	Erase Chip transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array.	WRENB_0_0	60 or C7 (CMD)	-	-	-	-	-	-	-	-	Figure 6		N/A
array	EVERS_4_0	Evaluate Erase Status transaction verifies that the last erase operation on the addressed sector was completed successfully.	-	D0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 7	166	
	SEERC_4_0	Sector Erase Count transaction outputs the number of erase cycles for the sector of the inputed address from the Sector Erase Count Register.	-	5D (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		4
Suspend /	SPEPD_0_0	Suspend Erase / Program / Data Integrity Check transaction allows the system to interrupt a programming, erase or data integrity check operation.	-	B0 (CMD)	-	-	-	-	-	-	-	-			N/4
resume	RSEPD_0_0	Resume Erase / Program / Data Integrity Check transaction allows the system to resume a programming, erase or data integrity check operation.	-	7A (CMD)	-	-	-	-	-	-	-	-	Figure 6		N/A
Secure silicon	PRSSR_4_1	Program Secure Silicon Region trans- action programs data in 1024 bytes of Secure Silicon Region.	WRENB_0_0	42 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Continu e)	-	Figure 9		4
region	RDSSR_4_0	Read Secure Silicon Region transaction reads data from the SSR.	-	4B (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		



Table 75 SPI (1S-1S-1S) transaction table (Continued)

Function	Transaction name	Description	Prerequisite transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	RDDYB_4_0	Read Dynamic Protection Bit transaction reads the contents of the DYB Access Register.	-	E0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		
	WRDYB_4_1	Write Dynamic Protection Bit transaction writes to the DYB Access Register.	WRENB_0_0	E1 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	Figure 9		4
	RDPPB_4_0	Read Persistent Protection Bit transaction reads the contents of the PPB Access Register.	-	E2 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12		4
	PRPPB_4_0	Program Persistent Protection Bit transaction programs / writes the PPB Register to enable the sector protection.	WRENB_0_0	E3 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 7		
Advanced sector	ERPPB_0_0	Erase Persistent Protection Bit transaction sets all persistent protection bits to 1.	WRENB_0_0	E4 (CMD)	-	-	-	ı	-	-	-	-	Figure 6		
protection	WRPLB_0_0	Write PPB Protection Lock Bit transaction clears the PPB Lock to 0.	WRENB_0_0	A6 (CMD)	-	-	-	-	-	-	-	-			
	RDPLB_0_0	Read Password Protection Mode Lock Bit transaction shifts out the 8-bit PPB Lock Register contents with MSb first.	-	A7 (CMD)	-	-	-	-	-	-	-	-	Figure 11	166	
	PWDUL_0_1	Password Unlock transaction sends the 64-bit password to flash device. If the supplied password does not match the hidden password in the Password Register, the device is locked and only a hardware reset or POR will return the device to standby state, ready for new transactions such as a retry of the PWDUL_0_1. If the password does match, the PPB Lock bit is set to 1.	·	E9 (CMD)	Passwor d [7:0]	Passwo rd [15:8]	Passwo rd [23:16]	Passwo rd [31:24]	Passwo rd [39:32]	Passwo rd [47:40]	Passwor d [55:48]		Figure 10		N/A
	SRSTE_0_0	Software Reset Enable command is required immediately before a SFRST_0_0 transaction.	-	66 (CMD)	-	-		-	-	-	-	-			
Reset	SFRST_0_0	Software Reset transaction restores the device to its initial power up state, by reloading volatile registers from nonvolatile default values.	SRSTE_0_0	99 (CMD)	-	-	-	-	-	-	-	-	Figure 6		N/A
Deep power down	ENDPD_0_0	Enter Deep Power Down Mode transaction shifts device in the lowest power consumption mode.	-	B9 (CMD)	-	-	-	-	-	-	-	-			



Octal interface, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPER™ Flash

Transaction table

98 of 138

256Mb/512Mb/1Gb SEMPER™ Flash

Transaction table

SPI (1S-1S-8S) transaction table (HL256T and HS256T only) 6.2

SPI (1S-1S-8S) transaction table Table 76

Function	Transaction name	Description	Prerequisite transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte6 (Hex)	Byte 7 (Hex)	Byte8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
Read flash array	RDAY3_4_0	Read transaction reads out the memory contents at the given address with Octal Data output. The maximum CK frequency for this transaction is 166MHz frequency.	-	7C (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 15		
	DDDC1 C 1	Program Page programs 256B or 512B data to the memory		82	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	Input Data 3[7:0]	(Conti nue)	-			
Program flash array	PRPG1_C_1	Program Page programs 256B or 512B data to the memory array in one transaction with Octal Data input.	WRENB_0_0	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	Figure 16	166	4
	PRPG1_4_1	Program Page programs 256B or 512B data to the memory array in one transaction with Octal Data input.		84 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-			

SPI (1S-8S-8S) transaction table (HL256T and HS256T only) 6.3

Table 77 SPI (1S-8S-8S) transaction table

Function	Transaction name	Description	Prerequisite transaction		Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	PRPG2_4_1			8E (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]		ı			4
Program flash array	DDDC3 C 1	Program Page programs 256B or 512B data to the memory array in one transaction with Octal Address and Data input.	WRENB_0_0	C2	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	Input Data 3[7:0]	(Conti nue)	1	Figure 17	166	3
	PRPG3_C_1			(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]		-			4



Octal (8S-8S-8S, 8D-8D-8D) transaction table 6.4

Table 78 Octal (8S-8S-8S, 8D-8D-8D) transaction table

	name	tion	transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Byte 10 (Hex)	Byte 11 (Hex)	Byte 12 (Hex)	Byte 13 (Hex)	Byte 14 (Hex)	format DR)	equency (MHz)	ength
Function	Transaction name	Description	Prerequisite tr	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK → edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	Transaction format (SDR/DDR)	HL-T / HS-T max frequency (MHz)	Address length
	RDIDN_4_0	Read manufacturer and device identification transaction provides read access to manufacturer and device identification.	-	9F (CMD)	9F (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-		166/200	
Read device ID	RSFDP_4_0	Read JEDEC Serial Flash Discoverable Parameters transaction sequentially accesses the Serial Flash Discovery Parameters (SFDP).	-	5A (CMD)	5A (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 28	92 (SDR) / 85 (DDR)	
	RDUID_4_0	Read Unique ID accesses a factory programmed 64-bit number which is unique to each device.	-	4C (CMD)	4C (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-			4
	RDSR1_4_0	Read Status Register 1 trans- action allows the Status Register 1 contents to be read from DQ[7:0]	-	05 (CMD)	05 (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-	Figure 27/		
	RDSR2_4_0	Read Status Register-2 transaction allows the Status Register-2 contents to be read from DQ[7:0]	-	07 (CMD)	07 (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-	Figure 29		
	RDARG_4_0	Read Any Register trans- action provides a way to read all addressed nonvolatile and volatile device registers.	-	65 (CMD)	65 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 28	166 / 200	
Register access	WRENB_0_0	Write Enable sets the Write Enable Latch bit of the Status Register 1 to 1 to enable write, program and erase transac- tions.	-	06 (CMD)	06 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/		
	WRDIS_0_0	Write Disable sets the Write Enable Latch bit of the Status Register 1 to 0 to disable write, program and erase transactions execution.	-	04 (CMD)	04 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 19		N/A
	WRARG_4_1	Write Any Register trans- action provides a way to write all addressed nonvolatile and volatile device registers.	WRENB_ 0_0	71 (CMD)	71 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	-	-	-	-	Figure 24/ Figure 25		4

Note
32. In case of Octal DDR protocol.



Octal interface, 1.8V/3.0V

Transaction table

Table 78 Octal (8S-8S-8S, 8D-8D-8D) transaction table (Continued)

	n name	tion	transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Byte 10 (Hex)	Byte 11 (Hex)	Byte 12 (Hex)	Byte 13 (Hex)	Byte 14 (Hex)	ı format DR)	equency (MHz)	ength
Function	Transaction name	Description	Prerequisite t	CK ↑ edge ^[32]	CK → edge ^[32]	CK ↑ edge ^[32]	CK → edge ^[32]	CK ↑ edge ^[32]	CK → edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	Transaction format (SDR/DDR)	HL-T / HS-T max frequency (MHz)	Address length
Register access	CLPEF_0_0	Clear Program and Erase Failure Flags transaction resets STR1V[5] (Erase failure flag) and STR1V[6] (Program failure flag)	-	82 (CMD)	82 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/ Figure 19		N/A
	RDECC_4_0	Read ECC Status is used to determine the ECC status of the addressed data unit.	-	19 (CMD)	19 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 29		4
ECC	CLECC_0_0	Clear ECC Status Register transaction resets ECC Status Register bit[4] (2-bit ECC Detection), ECC Status Register bit[3] (1-bit ECC Correction), Address Trap Register and ECC Detection Counter.	-	1B (CMD)	1B (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/ Figure 19		N/A
	RDCRC_4_0	Read Interface CRC Register transaction allows the volatile Interface CRC Register contents to be read	-	64 (CMD)	64 (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-	Figure 27/ Figure 28		
CRC	DICHK_4_1	Data Integrity Check trans- action causes the device to perform a Data Integrity Check over a user defined address range.	-	5B (CMD)	5B (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	Start ADDR [31:24]	Start ADDR [23:16]	Start ADDR [15:8]	Start ADDR [7:0]	End ADDR [31:24]	End ADDR [23:16]	End ADDR [15:8]	End ADDR [7:0]	Figure 22/ Figure 23	166 / 200	
Read flash	RDAY1_4_0	Read Octal SDR transaction reads out the memory contents at the given address on DQ[7:0]. The maximum CK frequency for this SDR trans- action is 200-MHz frequency	-	EC (CMD)	EC (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27		4
array	RDAY2_4_0	Read Octal DDR transaction reads out the memory contents at the given address on DQ[7:0]. The maximum CK frequency for this DDR trans- action is 200-MHz frequency	-	EE (CMD)	EE (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 28		
Program flash array	PRPGE_4_1	Program Page programs 256B or 512B data to the memory array in one trans- action.	WRENB_ 0_0	12 (CMD)	12 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	-	-	-	-	Figure 24/ Figure 25		

Note 32. In case of Octal DDR protocol.



Transaction table

Octal interface, 1.8V/3.0V

Table 78 Octal (8S-8S-8S, 8D-8D-8D) transaction table (Continued)

	n name	tion	ransaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte 6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Byte 10 (Hex)	Byte 11 (Hex)	Byte 12 (Hex)	Byte 13 (Hex)	Byte 14 (Hex)	format DR)	equency (MHz)	ength
Function	Transaction name	Description	Prerequisite transaction	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK + edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	CK ↑ edge ^[32]	CK ↓ edge ^[32]	Transaction format (SDR/DDR)	HL-T / HS-T max frequency (MHz)	Address length
	ER004_4_0	Erase 4-KB Sector trans- action sets all the bits of a 4KB sector to 1 (all bytes are FFh).	WRENB_ 0_0	21 (CMD)	21 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 20/		
	ER256_4_0	Erase 256-KB Sector transaction sets all the bits of a 256KB sector to 1 (all bytes are FFh).	WRENB_ 0_0	DC (CMD)	DC (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 21		4
Erase flash array	ERCHP_0_0	Erase Chip transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array.	WRENB_ 0_0	60 or C7 (CMD)	60 or C7 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/ Figure 19		N/A
anay	EVERS_4_0	Evaluate Erase Status trans- action verifies that the last erase operation on the addressed sector was completed successfully.	-	D0 (CMD)	D0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 20/		4
	SEERC_4_0	Sector Erase Count trans- action outputs the number of erase cycles for the sector of the inputed address from the Sector Erase Count Register.	-	5D (CMD)	5D (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 21	166 / 200	4
Suspend /	SPEPD_0_0	Suspend Erase / Program / Data Integrity Check trans- action allows the system to interrupt a programming, erase or data integrity check operation	-	B0 (CMD)	B0 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/		NI/A
resume	RSEPD_0_0	Resume Erase / Program / Data Integrity Check trans- action allows the system to resume a programming, erase or data integrity check operation	-	30 (CMD)	30 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 19		N/A
Secure silicon	PRSSR_4_1	Program Secure Silicon Region transaction programs data in 1024 bytes of Secure Silicon Region	WRENB_ 0_0	42 (CMD)	42 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	-	-	-	-	Figure 24/ Figure 25		4
region	RDSSR_4_0	Read Secure Silicon Region transaction reads data from the SSR.	-	4B (CMD)	4B (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 28		

Note 32. In case of Octal DDR protocol.



Transaction table

Octal interface, 1.8V/3.0V

Table 78	Octal (8S-8S-8S, 8D-8D-8D) transaction table	(Continued)
----------	--	-------------

Function	Transaction name	Description	Prerequisite transaction	CK ↑ edge ^[32] Byte 1 (Hex)	CK + edge ^[32] Byte 2 (Hex)	CK ↑ edge ^[32] Byte 3 (Hex)	CK ← edge ^[32] Byte 4 (Hex)	CK ↑ edge ^[32] Byte 5 (Hex)	CK + edge ^[32] Byte 6 (Hex)	CK ↑ edge ^[32] Byte 7 (Hex)	CK ← edge ^[32] Byte 8 (Hex)	CK ↑ edge ^[32] Byte 9 (Hex)	CK ↓ edge ^[32] Byte 10 (Hex)	CK ↑ edge ^[32] Byte 11 (Hex)	CK + edge ^[32] Byte 12 (Hex)	CK ↑ edge ^[32] Byte 13 (Hex)	CK ↓ edge ^[32] Byte 14 (Hex)	Transaction format (SDR/DDR)	HL-T / HS-T max frequency (MHz)	Address length
	RDDYB_4_0	Read Dynamic Protection Bit transaction reads the contents of the DYB Access Register.	-	E0 (CMD)	E0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 29		
	WRDYB_4_1	Write Dynamic Protection Bit transaction writes to the DYB Access Register	WRENB_ 0_0	E1 (CMD)	E1 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	-	-	-	-	Figure 24/ Figure 26		
	RDPPB_4_0	Read Persistent Protection Bit transaction reads the contents of the PPB Access Register	-	E2 (CMD)	E2 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 27/ Figure 29		4
	PRPPB_4_0	Program Persistent Protection Bit transaction programs / writes the PPB Register to enable the sector protection.	WRENB_ 0_0	E3 (CMD)	E3 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-	-	-	-	Figure 20/ Figure 21		
Advanced	ERPPB_0_0	Erase Persistent Protection Bit transaction sets all persistent protection bits to 1.	WRENB_ 0_0	E4 (CMD)	E4 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/		N/A
sector protection	WRPLB_0_0	Write PPB Protection Lock Bit transaction clears the PPB Lock to 0	WRENB_ 0_0	2C (CMD)	2C (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 19	166 / 200	
	RDPLB_4_0	Read Password Protection Mode Lock Bit transaction shifts out the 8-bit PPB Lock Register contents with MSb first.	-	2D (CMD)	2D (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	-	-	-	Figure 27/ Figure 29		4
	PWDUL_4_1	Password Unlock transaction sends the 64-bit password to flash device. If the supplied password does not match the hidden password in the Password Register, the device is locked and only a hardware reset or POR will return the device to standby state, ready for new transactions such as a retry of the PWDUL_0_1. If the password does match, the PPB Lock bit is set to 1.	-	E9 (CMD)	E9 (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	00 (ADDR)	Passw ord [7:0]	Passw ord [15:8]	Passw ord [23:16]	Passw ord [31:24]	Passw ord [39:32]	Passw ord [47:40]	Passwo rd [55:48]	Passwo rd [63:56]	Figure 24/ Figure 25		N/A

Note 32. In case of Octal DDR protocol.



Octal interface, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPER™ Flash

Transaction table

Octal interface, 1.8V/3.0V

Transaction table

256Mb/512Mb/1Gb SEMPER™ Flash

Function	Transaction name	Description	Prerequisite transaction	CK ↑ edge ^[32] Byte 1 (Hex)	CK + edge ^[32] Byte 2 (Hex)	CK ↑ edge ^[32] Byte 3 (Hex)	CK + edge ^[32] Byte 4 (Hex)	CK ↑ edge ^[32] Byte 5 (Hex)	CK + edge ^[32] Byte 6 (Hex)	CK ↑ edge ^[32] Byte 7 (Hex)	CK + edge ^[32] Byte 8 (Hex)	CK ↑ edge ^[32] Byte 9 (Hex)	CK + edge ^[32] Byte 10 (Hex)	CK ↑ edge ^[32] Byte 11 (Hex)	CK → edge ^[32] Byte 12 (Hex)	CK ↑ edge ^[32] Byte 13 (Hex)	CK → edge ^[32] Byte 14 (Hex)	Transaction format (SDR/DDR)	HL-T / HS-T max frequency (MHz)	Address length
	SRSTE_0_0	Software Reset Enable command is required immediately before a SFRST_0_0 transaction	-	66 (CMD)	66 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-			
Reset	SFRST_0_0	Software Reset transaction restores the device to its initial power up state, by reloading volatile registers from nonvolatile default values	SFRSE_0 _0	99 (CMD)	99 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-	Figure 18/ Figure 19	166 / 200	N/A
Deep power down	ENDPD_0_0	Enter Deep Power Down Mode transaction shifts device in the lowest power consumption mode	-	B9 (CMD)	B9 (CMD)	-	-	-	-	-	-	-	-	-	-	-	-			

Note 32. In case of Octal DDR protocol.

Octal interface, 1.8V/3.0V

Electrical characteristics



Electrical characteristics 7

Absolute maximum ratings[35] 7.1

Ambient Temperature with Power Applied...... -65°C to +125°C V_{CC} (HL-T).....-0.5V to +4.0V V_{CC} (HS-T)......-0.5V to +2.5V Output Short Circuit Current^[34] 100mA

7.2 **Operating range**

Operating ranges define those limits between which the functionality of the device is guaranteed.

0.0.1 Power Supply Voltages

7.2.1 **Temperature ranges**

Table 79 **Temperature range**

Parameter	Symbol	Devices	Sp	Unit		
raiailletei	Syllibot	Devices	Min	Max	Oilit	
		Industrial / Automotive AEC-Q100 Grade 3		+85	°C	
Ambient Temperature	T _A	Industrial Plus / Automotive AEC-Q100 Grade 2 ^[36]	-40	+105		
		Automotive AEC-Q100 Grade 1 ^[36]		+125		

7.3 Thermal resistance

Table 80 **Thermal Resistance**

Parameter	Description	Test Condition	Device	24-ball BGA	Unit	
Theta JA			256T	35.3	°C/W	
	Thermal Resistance (Junction to ambient)		512T	40.4		
	(Surfection to unibient)		01GT	37		
	Thermal Resistance (Junction to board)	Test conditions follow standard test methods and	256T	19	°C/W	
Theta JB		procedures for measuring thermal impedance in	512T	14.5		
		accordance with EIA/JESD51. With Still Air (0 m/s)	01GT	9.7		
				11		
Theta JC	Thermal Resistance (Junction to case)		512T	8	°C/W	
			01GT	7.5		

^{33.} See Input signal overshoot on page 105 for allowed maximums during signal transition. 34. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

^{35.} Stresses above those listed under **Absolute maximum ratings[35] on page 104** may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

^{36.} Industrial Plus, Automotive Grade-2 and Automotive Grade-1 operating and performance parameters will be determined by device characterization and may vary from standard industrial or Automotive Grade-3 temperature range devices as currently shown in this specification.

Octal interface, 1.8V/3.0V

Electrical characteristics



Capacitance characteristics 7.4

Table 81 Capacitance

Symbol	abol Parameter		Тур	Max	Unit
C _{IN}	Input Capacitance (applies to CK, CS#, RESET#)	1MU-	3.0	7.50	pF
C _{OUT}	Output Capacitance (applies to All I/O)	1MHz	6.50	7.50	

Latchup characteristics 7.5

Table 82 Latchup specifications[37]

Description	Min	Max	Unit
Input voltage with respect to V _{SSQ} on all input only connections	-1.0	V 110	V
Input voltage with respect to V _{SSQ} on all I/O connections	-1.0	V _{CCQ} + 1.0	V
V _{CCQ} Current	-100	+100	mA

Note

7.6 DC characteristics

Input signal overshoot 7.6.1

During DC conditions, input or I/O signals should remain equal to or between V_{SSQ} and V_{CCQ} . During voltage transitions, inputs or I/Os may overshoot V_{SSQ} to -1.0V or overshoot to V_{CCQ} +1.0V, for periods up to 20 ns.




Figure 68 **Maximum negative overshoot waveform**




Figure 69 Maximum positive overshoot waveform

^{37.} Excludes power supply V_{CC}. Test conditions: V_{CC} = 1.8V / 3.0V, one connection at a time tested, connections not being tested are at V_{SS}.

Octal interface, 1.8V/3.0V

Electrical characteristics



DC characteristics (all temperature ranges) 7.6.2

Table 83 DC Characteristics^[38, 40]

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	Reference figure
V _{IL}	Input Low Voltage (all V _{CC})	-	V _{CCQ} × -0.15	-	V _{CCQ} × 0.35		
V_{IH}	Input High Voltage (all V _{CC})	-	V _{CCQ} × 0.65	=	V _{CCQ} × 1.15	V	
V _{OL}	Output Low Voltage (all V _{CC})	At 0.1 mA	-	=	0.2	V	
V _{OH}	Output High Voltage (all V _{CC})	At -0.1 mA	V _{CCQ} - 0.20	=			
		$V_{CC} = V_{CC} Max$, $V_{IN} = V_{IH} or V_{SS}$, CS# = V_{IH} , 85 °C	-	-	±2		
I _{LI}	Input Leakage Current	$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or V_{SS}, CS#$ = V_{IH} , 105 °C	_	-	±3		
		V _{CC} = V _{CC} Max, V _{IN} = V _{IH} or V _{SS} , CS# = V _{IH} , 125 °C	_	-	±4		
		$V_{CC} = V_{CC} Max$, $V_{IN} = V_{IH} or V_{SS}$, CS# = V_{IH} , 85 °C	-	_	±2	μΑ	
I_{LO}	Output Leakage Current	$V_{CC} = V_{CC} Max$, $V_{IN} = V_{IH} or V_{SS}$, CS# = V_{IH} , 105 °C	-	-	±3		
		$V_{CC} = V_{CC} Max$, $V_{IN} = V_{IH} or V_{SS}$, CS# = V_{IH} , 125 °C	-	_	±4		
I _{CC1}	Active Power Supply Current (READ) ^[39]	SDR @ 50MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	14 / 18 10 / 10 18 / 14	25 / 25 21 / 18 25 / 25		
		SDR @ 166MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	53 / 53 75 / 75 75 / 80	69 / 72 100 / 100 100 / 100		
		DDR @ 200MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	156 / 156 156 / 156 156 / 156	173 / 173 173 / 173 173 / 173	mA	_
I _{CC2}	Active Power Supply Current (Page Program) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	58 / 58 / 66		
I _{CC3}	Active Power Supply Current (Write Any Register) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	_	50	55 / 55 / 66		
I _{CC4}	Active Power Supply Current (Sector Erase) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	55 / 55 / 66		
I _{CC5}	Active Power Supply Current (Chip Erase) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	55 / 55 / 66		
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	-		180/113/160/180		
	Standby Current (HS256T / HS512T / HS01GTxx / HS01GTGZ)	RESET#, CS# = V_{CCQ} ; All I/Os = V_{CCQ} or V_{SSQ} , 105°C	-	11	350 / 188 / 320 / 350		
los	, ,	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	-		650 / 340 / 490 / 650	μΑ	
I _{SB}		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	-		160 / 126 / 160	μΛ	
	Standby Current (HL256T / HL512T / HL01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	-	14	320 / 188 / 320		
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	_		490 / 340 / 490		

Notes38. Typical values are at T_{Al} = 25 °C and V_{CC} = 1.8V/3.0V.
39. Outputs unconnected during read data return. Output switching current is not included.
40. The recommended pull-up resistor for the INT# outputs is 5 k Ω to 10 k Ω .

Octal interface, 1.8V/3.0V



Electrical characteristics

DC Characteristics[38, 40] (Continued) Table 83

Symbol	Parameter	Test conditions	Min	Тур	Мах	Unit	Reference figure
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	=		24 / 18 / 24 / 24		
	DPD Current (HS256T / HS512T / HS01GTxx / HS01GTGZ)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	1	1.3	46 / 18 /26 / 46		
	, , , , , , ,	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	ı		80 / 31 / 52 / 80	μΑ	
I _{DPD}		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	1		26 / 18 / 26	μΑ	-
	DPD Current (HL256T / HL512T / HL01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	I	2.2	26 / 18 / 26		
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	-		52 / 31 / 52		
I _{POR}	POR Current	RESET#, CS#=V _{CCQ} ; All I/Os=V _{CCQ} or V _{SSQ}	=	-	80	mA	
Power up	/ Power down voltage						
V (min)	V _{CC} (minimum operation voltage, HL-T)	-	2.7	-	-		Figure 63/
V _{CC} (min)	V _{CC} (minimum operation voltage, HS-T)	-	1.7	-	-		Figure 65
V _{CC}	V _{CC} (cut off where re-initialization is needed, HL-T)	-	2.4	-	_	V	
(cut-off)	V _{CC} (cut off where re-initialization is needed, HS-T)	-	1.55	_	_	V	Figure 64
V (Lov)	V _{CC} (low voltage for initialization to occur, HL-T)	-	0.7	-	-		
V _{CC} (Low)	V _{CC} (Low voltage for initialization to occur, HS-T)	_	0.7	_	-		

Notes 38. Typical values are at T_{Al} = 25 °C and V_{CC} = 1.8V/3.0V. 39. Outputs unconnected during read data return. Output switching current is not included. 40. The recommended pull-up resistor for the INT# outputs is 5 k Ω to 10 k Ω .

Octal interface, 1.8V/3.0V

Electrical characteristics



AC test conditions 7.7




Figure 70 **Test setup**

AC measurement conditions^[42] Table 84

Parameter	Min	Min Max		Reference Figure	
Load Capacitance (C _L)	-	15	pF	Figure 70	
Input Pulse Voltage	0	V _{CCQ}	V	Figure 72	
CK Rise (t _{CRT1}) and Fall (t _{CFT1}) Slew Rates at 200MHz (HS-T) ^[41]	1.13	-		Fig. 75	
CK Rise (t _{CRT2}) and Fall (t _{CFT2}) Slew Rates at 166MHz (HL-T) ^[41]	1.72	-	\//n a	Figure 75	
Data Rise (t_{DRT1}) and Fall (t_{DFT1}) Slew Rates at 200MHz (HS-T) $^{[41]}$	1.13	-	- V/ns		
Data Rise (t_{DRT2}) and Fall (t_{DFT2}) Slew Rates at 166MHz (HL-T) $^{[41]}$	1.72	-		Fig., 72	
V _{IL(ac)}	$-0.30 \times V_{CCQ}$	$0.30 \times V_{CCQ}$		Figure 72	
$V_{IH(ac)}$	$0.7 \times V_{CCQ}$	$1.30 \times V_{CCQ}$			
$V_{OH(ac)}$	0.75 × V _{CCQ}	-	V	Figure 73 /	
$V_{OL(ac)}$	-	0.25 × V _{CCQ}	V	Figure 74	
Input Timing Ref Voltage	0.5	× V _{CC}			
Output Timing Ref Voltage	0.5	× V _{CC}		_	

Notes

^{41.} Input slew rate measured from input pulse min to max at V_{CC} max. 42. AC characteristics tables assume clock and data signals have the same slew rate (slope).

Octal interface, 1.8V/3.0V

Timing characteristics



Timing characteristics 8

Timing characteristics^[45] Table 85

Symbol	Parameter	Min	Тур	Мах	Unit	Reference figure	
Octal SDR	/DDR					u	
£.	CK Clock Frequency for Octal mode transactions using DS (HS-T)	0	-	200	N411-	-	
f _{CK}	CK Clock Frequency for Octal mode transactions using DS (HL-T)	0	-	166	MHz		
РСК	CK Clock Period	1/f _{CK}	-	∞		Figure 72	
t _{CH}	Clock High Time	45% p _{CK}		550/		et	
t _{CL}	Clock Low Time	45% P _{CK}	-	55% p _{CK}		Figure 75	
	CS# High Time (Read transactions)	10	-	_			
t _{CS}	CS# High Time Between Transactions (Interface CRC Read Register and aborted transaction)	50	-	=			
	CS# High Time (Program / Erase transactions)	50	-	=			
t _{CSS}	CS# Active Setup Time (relative to CK)	4	-	=			
t _{CSH0}	CS# Active Hold Time (relative to CK in Mode 0)	4	-	=		Figure 78 /	
t _{CSH3}	CS# Active Hold Time (relative to CK in Mode 3)	6.5	-	=		Figure 79	
	HS-T Data Setup Time (all V _{CC})	0.5	-	_			
t_{SU}	HL-T Data Setup Time (all V _{CC})	0.6	-	_			
	HL-T Data Hold Time (all V _{CC})	0.6	-	_			
t _{HD}	HS-T Data Hold Time (all V _{CC})	0.5	-	_	ns		
t _V ^[43]	Clock Low to Output Valid (15pF Loading) (HS-T)	2	-	5.45			
τ _ν ,	Clock Low to Output Valid (15pF Loading) (HL-T)	2	-	7.25			
	DS Valid (HS-T)	-	-	5.45		Figure 78	
t _{CKDS}	DS Valid (HL-T)	_	-	7.25		Figure 80	
t _{DSS} ^[51]	DS transition to Data Valid	-0.4	-	0.4			
t _{DSH} ^[51]	DS transition to Data Invalid	-0.4	-	0.4			
t _{HO}	Output Hold Time	0.4	-	-		Figure 78	
. [44]	CS# Inactive to Output Disable Time (HS-T) (SDR / DDR)	_	-	6.50 / 6.0			
t _{DIS} ^[44]	CS# Inactive to Output Disable Time (HL-T)	-	-	7.50		Figure 78	
	CS# Inactive to DS Disable Time (HS-T) (SDR / DDR)	_	-	6.50 / 6.0		Figure 80	
t_{DSZ}	CS# Inactive to DS Disable Time (HL-T)	-	-	7.50			
t _{IO_SKEW} [5	Data Skew (First Data Bit to Last Data Bit)	_	-	0.5		_	
t _{PS}	Program/Erase Transaction CS# Invalid to Program Suspend / Erase Suspend Transaction CS# Invalid (Interface CRC)	_	-	15	μs	Figure 41	
t _{CSDS}	CS# Low to DS Low	=	=	10	ns	Figure 30 / Figure 31	
SPI SDR							
f _{CK}	CK Clock Frequency	0	=	166	MHz	=	
рск	CK Clock Period	1/ f _{CK}	=	∞	ns	Figure 72	

43. Full V_{CC} range and CL = 15pF. 44. Output HI-Z is defined as the point where data is no longer driven.

45. Applicable across all operating temperature options.
46. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.

46. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when Cs# may go Low.

47. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.

48. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.

49. The programming time for any OTP programming transaction is the same as t_{PP}. This includes PRSSR_4_1.

50. The programming time for the PRPPB_4_0 transaction is the same as t_{PP}. The erase time for ERPPB_0_0 transaction is the same as t_{SE}.

51. Values are guaranteed by characterization and not 100% tested in production.

52. Guaranteed by design.

52. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualification specifications are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

Octal interface, 1.8V/3.0V



Timing characteristics

Timing characteristics^[45] (Continued) Table 85

Symbol	Parameter	Min	Тур	Max	Unit	Reference figure	
t _{CH}	Clock High Time	45% p _{CK}	-	55% p _{CK}		F' 7F	
t _{CL}	Clock Low Time	45% p _{CK}	-	55% p _{CK}	1	Figure 75	
	CS# High Time (Read transactions)	10	-	-	1		
t_{CS}	CS# High Time Between Transactions (aborted commands)	20	=	-	1	Figure 76 / Figure 77	
	CS# High Time (Program / Erase transactions)	50	-	-	1	rigule 11	
t _{CSS}	CS# Active Setup Time relative to CK ($f_{CK} \le 50MHz / f_{CK} > 50MHz$)	5/4	=	-	ns		
t _{CSH0}	CS# Active Hold Time (relative to CK in Mode 0)	4	-	_	1		
t _{CSH3}	CS# Active Hold Time (relative to CK in Mode 3)	6	-	_	1	Figure 76	
t _{SU}	Data Setup Time (all V _{CC}) (f _{CK} ≤ 50MHz / f _{CK} > 50MHz)	5/2	=	-	1		
t _{HD}	Data Hold Time (all V_{CC}) ($f_{CK} \le 50MHz / f_{CK} > 50MHz$)	5/2	=	-			
	Clock Low to Output Valid (15pF Loading, 3.0V – 3.6V, 30 Ω Output Impedance) (HL-T)	2	-	6.5			
	Clock Low to Output Valid (30pF Loading) (HS-T)	2	=	8			
t_V	t _V Clock Low to Output Valid (30pF Loading) (HL-T) Clock Low to Output Valid (15pF Loading) (HS-T)		=	9			
			-	6	ns	Figure 77	
	Clock Low to Output Valid (15pF Loading) (HL-T)	2	-	8	1		
t _{HO}	Output Hold Time	1.5	-	_	1		
	Output Disable Time (HS-T)	_	-	6	1		
t _{DIS}	Output Disable Time (HL-T)	_	-	7.50	1		
Power Up	/ Power Down Timing				•	•	
t _{PU}	V _{CC} (min) to Read operation (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	n) to Read operation T/ HS256T) - 550 / 600 T/ HS512T) - 450 / 500		μς	Figure 63		
t _{PD}	V _{CC} (Low) time	25	-	-	1	Figure 64	
t _{VR} ^[52]	V _{CC} / V _{CC} Q Power Up ramp rate	1	-	-	μs/V		
t _{VF}	V _{CC} / V _{CC} Q Power Down ramp rate	30.0	-	-	μs/V	Figure 65	
Deep Pow	er Down Mode Timing		'		•	•	
t _{ENTDPD} ^{[52}	Time to Enter DPD mode	-	_	3		-	
t _{EXTDPD}	Time to Exit DPD mode (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	_	520 / 570 380 / 430 430 / 430	μs	Figure 62	
t _{CSDPD}	Chip Select Pulse Width to Exit DPD	0.02	-	3	1		
Reset Tim	ing ^[46, 47]		'		•	•	
t _{RS}	Reset Setup - RESET# High before CS# Low	50	-	_	ns		
t _{RH}	Reset Pulse Hold - RESET# Low to CS# Low (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	550 / 600 450 / 500 500 / 500	-	-	μs	Figure 55	
t _{RP}	RESET# Pulse Width	200	_	_	ns	7	

Notes

- 43. Full V_{CC} range and CL = 15pF. 44. Output HI-Z is defined as the point where data is no longer driven.

45. Applicable across all operating temperature options.

46. If Reset# is asserted during the end of t_{PLI}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low. 47. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.

48. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.

49. The programming time for any OTP programming transaction is the same as t_{pp}. This includes PRSSR _4_1.

50. The programming time for the PRPPB_4_0 transaction is the same as t_{pp}. The erase time for ERPPB_0_0 transaction is the same as t_{SE}.

51. Values are guaranteed by characterization and not 100% tested in production.

52. Guaranteed by design.

- 53. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualification specifications are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

Octal interface, 1.8V/3.0V



Timing characteristics

Timing characteristics^[45] (Continued) Table 85

Symbol	Parameter	Min	Тур	Max	Unit	Reference figure
t _{SR}	Internal Device Reset from Software Reset Transaction (256T / 512T / 01GT)	-	-	90 / 83 / 83	μs	-
CS# Signal	ing Reset Timing	•	•		•	
t _{CSLW}	Chip Select Low	500	-	_		
t _{CSHG}	Chip Select High	500	-	=	ns	
t _{RESET}	Internal device reset		μs	Figure 60		
t _{SUJ}	Data in Setup Time (w.r.t CS#)	50	_	-	ns	
t_{HDJ}	Data in Hold Time (w.r.t CS#)	50	-	-	115	
Embedded	I Algorithm (Erase, Program and Data Integrity Check) Perfor	mance ^{[48, 49, 50, 53}	3]			
t _W	nonvolatile Register Write Time	_	44	357.5	ms	
	256B Page Programming (4KB Sector / 256KB Sector) – 430 / 480 2175 / 1			2175 / 1700		
t _{PP}	512B Page Programming (4KB Sector / 256KB Sector)	_	680 / 570	2175 / 1700	μs	
	Sector Erase Time (4KB physical sectors)	_	42	335		
t _{SE}	Sector Erase Time (256KB Infineon® Endurance Flex architecture disabled)	-	773	2677 m		
	Sector Erase Time (256KB Infineon® Endurance Flex architecture enabled)	- 773		5869		
	Chip Erase Time (256Mb)	_	101	348		
t_BE	Chip Erase Time (512Mb)	_	201 696	sec		
	Chip Erase Time (1Gb)	_	398	1381		
	Evaluate Erase Status Time for 4KB physical sectors (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	45	76 / 76	μs	
t _{EES}	Evaluate Erase Status Time for 256KB physical sectors (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	45	51 / 51 53 / 56		_
t _{DIC_SETUP}	Data Integrity Check Calculation Setup Time (256T / 512T / 01GT)	-	50 / 50 / 17	_	μs	
t _{DIC_RATES}	Data Integrity Check Calculation Rate (Calculation rate over a large (>1024-byte) block of data) (256T / 512T / 01GT / 01GT)	55 / 55 / 56	65	_	MBps	
t _{SEC}	Sector Erase Count Time (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	55	87 / 87 63 / 63 70 / 70	μs	
t _{BEC1}	Blank Check single 256KB sector	-	13	17		
t _{BEC2}	Blank Check single 4KB sector	-	1	2	ms	_
PASSWORD	Password Comparison Time	80	100	120	μs	

Program, Erase, or Data Integrity Check Suspend/Resume Timing

Notes

- 43. Full V_{CC} range and CL = 15pF. 44. Output HI-Z is defined as the point where data is no longer driven.
- 45. Applicable across all operating temperature options.
- 46. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.
- 47. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.

 48. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.

 49. The programming time for any OTP programming transaction is the same as t_{PP}. This includes PRSSR_4_1.

 50. The programming time for the PRPPB_4_0 transaction is the same as t_{PP}. The erase time for ERPPB_0_0 transaction is the same as t_{SE}.

 51. Values are guaranteed by characterization and not 100% tested in production.

- 52. Guaranteed by design. 52. Odd anticed by design.
 53. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualification specifications are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

Octal interface, 1.8V/3.0V

Timing characteristics



Timing characteristics^[45] (Continued) Table 85

Symbol	Parameter	Min	Тур	Мах	Unit	Reference figure
t _{PEDS}	Program/Erase/Data Integrity Check Suspend	-	_	80		
t _{PEDRS}	Program/Erase/Data Integrity Check Resume to next Program/Erase/Data Integrity Check Suspend (256T / 512T / 01GT)	250 / – / –	100 / 100 / 100	-	μs	-

Notes

- 43. Full V_{CC} range and CL = 15pF. 44. Output HI-Z is defined as the point where data is no longer driven.
- 45. Applicable across all operating temperature options.

- 45. Applicable across all operating temperature options.

 46. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.

 47. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.

 48. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.

 49. The programming time for any OTP programming transaction is the same as t_{PP}. This includes PRSSR_4_1.

 50. The programming time for the PRPPB_4_0 transaction is the same as t_{PP}. The erase time for ERPPB_0_0 transaction is the same as t_{SE}.

 51. Values are guaranteed by characterization and not 100% tested in production.

- 52. Guaranteed by design.
 53. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualification specifications are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

Octal interface, 1.8V/3.0V

Timing characteristics



Timing waveforms 8.1

Key to timing waveform 8.1.1




Figure 71 **Waveform element meaning**

Timing reference levels 8.1.2




Figure 72 Input timing reference level




Figure 73 **SDR output reference levels**




Figure 74 **DDR output reference level**

Octal interface, 1.8V/3.0V

Timing characteristics



8.1.3 Clock timing




Figure 75 Clock timing

8.1.4 Input / output timing




Figure 76 SPI input timing




Figure 77 SPI output timing

Timing characteristics






Figure 78 Octal SDR input and output timing




Figure 79 Octal DDR input timing




Figure 80 Octal DDR output timing

256Mb/512Mb/1Gb SEMPER™ Flash Octal interface, 1.8V/3.0V

Device identification

Device identification 9

9.1 **JEDEC SFDP Rev D**

9.1.1 **JEDEC SFDP Rev D header table**

JEDEC SFDP Rev D header table Table 86

SFDP byte address	SFDP DWORD name	Data	Description
00h		53h	This is the entry point for Read SFDP (5Ah) command i.e., location zero within SFDP space ASCII "S"
01h	-	46h	ASCII "F"
02h	-	44h	ASCII "D"
03h	-	50h	ASCII "P"
04h	SFDP Header -	08h	SFDP Minor Revision (08h = JEDEC JESD216 Revision D)
05h		01h	SFDP Major Revision (01h = JEDEC JESD216 Revision D)
06h	-	05h	Number of Parameter Headers (zero based, 05h = 6 parameters)
07h		FEh	xSPI NOR Profile 1 Octal, (8D, 8D, 8D) operation, 4-byte addressing for SFDP command 8 WAIT states (Booting up in 1S-1S-1S mode)
08h		00h	Parameter ID LSB (00h = JEDEC SFDP Basic SPI Flash Parameter)
09h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
0Ah		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
0Bh		14h	Parameter Table Length (14h = 20 DWORDs are in the Parameter table)
0Ch	1st Parameter Header	00h	Parameter Table Pointer Byte 0 (DWORD = 4 byte aligned) JEDEC Basic SPI Flash parameter byte offset = 0100h address
0Dh		01h	Parameter Table Pointer Byte 1
0Eh		00h	Parameter Table Pointer Byte 2
0Fh		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)
10h		84h	Parameter ID LSB (84h = 4-Byte Address Instruction Table)
11h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
12h		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
13h		02h	Parameter Table Length (2h = 2 DWORDs are in the Parameter table)
14h	2nd Parameter Header	50h	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) 4-Byte Address Instruction Table byte offset = 0150h address
15h		01h	Parameter Table Pointer Byte 1
16h		00h	Parameter Table Pointer Byte 2
17h		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)
18h		05h	Parameter ID LSB (05h = JEDEC xSPI Profile 1.0)
19h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
1Ah		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
1Bh		05h	Parameter Table Length (5h = 5 DWORDs are in the Parameter table)
1Ch	3rd Parameter Header	58h	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) JEDEC xSPI Profile 1.0 = 0158h address
1Dh		01h	Parameter Table Pointer Byte 1
1Eh		00h	Parameter Table Pointer Byte 2
1Fh		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)
20h		87h	Parameter ID LSB (87h = JEDEC Status, Control and Configuration Register Map)
21h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
22h	_	01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
23h	<u> </u>	1Ch	Parameter Table Length (1Ch = 28 DWORDs are in the Parameter table)
24h	4th Parameter Header	6Ch	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) JEDEC Status, Control and Configuration Register Map = 016Ch address
25h		01h	Parameter Table Pointer Byte 1
26h		00h	Parameter Table Pointer Byte 2
27h		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)

Octal interface, 1.8V/3.0V

Device identification



Table 86 JEDEC SFDP Rev D header table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
28h		0Ah	Parameter ID LSB (0Ah = Command Sequences to change to Octal DDR (8D-8D-8D) mode)
29h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
2Ah		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
2Bh	Tth Davanatavillas dav	04h	Parameter Table Length (4h = 4 DWORDs are in the Parameter table)
2Ch	5th Parameter Header -	DCh	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) Command Sequences to Change to Octal DDR (8D-8D-8D) Mode = 1DCh address
2Dh		01h	Parameter Table Pointer Byte 1
2Eh		00h	Parameter Table Pointer Byte 2
2Fh		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)
30h		81h	Parameter ID LSB (81h = JEDEC Sector Map)
31h		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
32h		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
33h		16h	Parameter Table Length (16h = 22 DWORDs are in the Parameter table)
34h	6th Parameter Header	ECh	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) JEDEC Sector Map = 1ECh address
35h		01h	Parameter Table Pointer Byte 1
36h		00h	Parameter Table Pointer Byte 2
37h		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)

Octal interface, 1.8V/3.0V



Table 87 **JEDEC SFDP Rev D parameter table**

SFDP byte address	SFDP DWORD name	Data	Description
100h		F7h	Bits 7:5 = unused = 111b Bit 4 = 1b Bit 3 = Block Protect Bits are nonvolatile / volatile = 0b Bit 2 = Program Buffer > 64 Bytes = 1b Bits 1:0 = Uniform 4KB erase is unavailable = 11b
101h		21h	Bits 15:8 = 4KB erase instruction = 21h
102h	JEDEC Basic Flash Parameter DWORD-1	8Ah	Bit 23 = Unused = 1b Bit 22 = (1-1-4) Fast Read NOT supported = 0b Bit 21 = (1-4-4) Fast Read NOT supported = 0b Bit 20 = (1-2-2) Fast Read NOT supported = 0b Bit 19 = Supports DDR, Yes = 1b Bit 18:17 = 3 - or 4-Byte addressing (for example, defaults to 3-Byte mode; enters 4-Byte mode on command) = 01b Bit 16 = (1-1-2) Fast Read NOT supported = 0b
103h		FFh	Bits 31:24 = Unused = FFh
104h		FFh	
105h		FFh	
106h		FFh	Density in bits, zero based, 256Mb = 0FFFFFFFh Density in bits, zero based, 512Mb = 1FFFFFFFh
107h		0Fh for 256M 1Fh for 512M 3Fh for 1G	Density in bits, zero based, 1Gb = 3FFFFFFFh
108h	JEDEC Basic Flash Parameter DWORD-3	00h	
109h		00h	1
10Ah		00h	Not Supported
10Bh	1	00h	1
10Ch	JEDEC Basic Flash Parameter DWORD-4	00h	
10Dh		00h	
10Eh		00h	Not Supported
10Fh		00h	
110h	JEDEC Basic Flash	EEh	Bits 7:5 = Reserved = 111b Bit 4 = Not Supported = 0b Bit 3:1 = Reserved = 111b Bits 0 = Not Supported = 0b
111h	Parameter DWORD-5	FFh	
112h		FFh	Reserved
113h		FFh	
114h		FFh	
115h	JEDEC Basic Flash	FFh	Reserved
116h	Parameter DWORD-6	00h	
117h	1	00h	Not Supported
118h		FFh	
119h	JEDEC Basic Flash	FFh	Reserved
11Ah	Parameter DWORD-7	00h	
11Bh		00h	Not Supported
11Ch		0Ch	Erase Type 1 Size, 4KB erase instruction = Erase type size = 2^N (where N = 12) = 0Cl
11Dh	JEDEC Basic Flash	21h	Erase Type 1 Instruction
11Eh	Parameter DWORD-8	00h	Erase Type 2 Not Supported
11Fh		FFh	Erase Type 2 Not Supported
120h		00h	Erase Type 3 Not Supported
121h	JEDEC Basic Flash	FFh	Erase Type 3 Not Supported
122h	Parameter DWORD-9	12h	Erase Type 4 Size, 256KB erase instruction = Erase type size = 2^N (where N = 18) = 12
123h	1	DCh	Erase Type 4 Instruction

Octal interface, 1.8V/3.0V



Table 87 JEDEC SFDP Rev D parameter table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
124h		23h	Bits 31:30 = Erase type 4 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms,
125h		FAh	11b: 1 s) = 128 ms = 10b Bits 29:25 = Erase type 4 Erase, Typical time count = 00101b (typ erase time = count
126h		FFh	+1 * units = 6 * 128 ms = 768 ms) Bits 24:23 = Erase type 3 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms
127h	JEDEC Basic Flash Parameter DWORD-10	8Bh	11b: 1 s) = 1S = 11b (RFU) Bits 22:18 = Erase type 3 Erase, Typical time count = 11111b (RFU) Bits 17:16 = Erase type 2 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms 11b: 1 s) = 1S = 11b (RFU) Bits 15:11 = Erase type 2 Erase, Typical time count = 11111b (RFU) Bits 10:9 = Erase type 1 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1 s) = 16ms = 01b Bits 8:4 = Erase type 1 Erase, Typical time count = 00010b (typ erase time = count +1 * units = 3 * 16 ms = 48 ms) Bits 3:0 = Count = (Max Erase time / (2 * Typical Erase time))- 1 = 0011b
128h		82h	Bits 31 = Reserved = 1b
129h		E7h	Bits 30:29 = Chip Erase Typical time units (00b: 16 ms, 01b: 256 ms, 10b: 4 s, 11b: 64 s) = 11b (256M, 512M, and 1G)
12Ah	-	FFh	Bits 28:24 = Chip Erase Typical time count = 00001b (256M), 00011b (512M), and 00110b (1G)
12Bh	JEDEC Basic Flash Parameter DWORD-11	E1h for 256M E3h for 512M E6h for 1G	Bits 23:19 = Byte Program Typical Time, additional byte = 11111b Bits 18:14 = Byte Program Typical Time, first byte = 11111b Bits 18:14 = Byte Program Typical Time unit (0: 8 μ s, 1: 64 μ s) = 64 μ s = 1b Bits 12:8 = Page Program Typical Time Count = 00111 (typ Program time = count +1 $^{\prime}$ units = 8 $^{\prime}$ 64 μ s = 512 μ s) Bits 7:4 = Page Size (256B) = 2^N bytes = 1000h Bits 3:0 = Count = [Max page program time / (2 $^{\prime}$ Typical page program time)] - 1 = 0010b
12Ch		ECh	Bit 31 = Suspend and Resume supported = 0b
12Dh		23h	Bits 30:29 = Suspend in-progress erase max latency units (00b: 128ns, 01b: 1μs, 10b: 8 μs, 11b: 64μs) = 8 μs = 10b
12Eh		19h	Bits 28:24 = Suspend in-progress erase max latency count = 01001b, max erase suspend latency = count +1 * units
12Fh	JEDEC Basic Flash Parameter DWORD-12	49h	= 10 * 8 μs = 80 μs Bits 23:20 = Erase resume to suspend interval count = 0001b, interval = count +1 * 64 μs = 2 * 64 μs = 128 μs Bits 19:18 = Suspend in-progress program max latency units (00b: 128ns, 01b: 1μs, 10b: 8μs, 11b: 64μs) = 8 μs = 10b Bits 17:13 = Suspend in-progress program max latency count = 01001b, max program suspend latency = count +1 * units = 10 * 8 μs = 80 μs Bits 12:9 = Program resume to suspend interval count = 0001b, interval = count +1 * 64 μs = 2 * 64 μs = 128 μs Bit 8 = Reserved = 1b Bits 7:4 = Prohibited operations during erase suspend = xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xx1xb: May not initiate a read in the erase suspended sector size + 1xxxb: The erase and program restrictions in bits 5:4 are sufficient = 1110b Bits 3:0 = Prohibited Operations During Program Suspend = xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xx0xb: May not initiate a new page program anywhere (program nesting not permitted) + xx0xb: May not initiate a new page program suspended page size + 1xxxb: May not initiate a read in the program suspended page size + 1xxxb: The erase and program restrictions in bits 1:0 are sufficient = 1100b
130h		7Ah	Bits 7:0 = Program Resume Instruction = 7Ah (1S-1S-1S)
131h	JEDEC Basic Flash	B0h	Bits 15:8 = Program Suspend Instruction = B0h
132h	Parameter DWORD-13	7Ah	Bits 23:16 = Erase Resume Instruction = 7Ah (1S-1S-1S)
133h		B0h	Bits 31:24 = Erase Suspend Instruction = B0h
134h		F7h	Bits 7:4 = RFU = Fh Bit 3:2 = Status Register Polling Device Busy = 01b: Legacy status polling supported: Use legacy polling by reading the Status Register with 05h instruction and checking WIP bit[0] (0 = ready; 1 = busy). Bits 1:0 = RFU = 11b
135h	JEDEC Basic Flash	66h	Bit 31 = DPD Supported = supported = 0
136h	Parameter DWORD-14	80h	Bits 30:23 = Enter DPD Instruction = B9h Bits 22:15 = Exit DPD Instruction not supported = 00h
137h		5Ch	Bits $14:13$ = Exit DPD to next operation delay units = $(00b: 128 \text{ ns}, 01b: 1 \mu s, 10b: 8 \mu s$ $11b: 64 \mu s)$ = $64 \mu s$ = $11b$ Bits $12:8$ = Exit DPD to next operation delay count = 00110 , Exit DPD to next operation delay = $(count+1)$ * units = $(6+1)$ * $64 \mu s$ = $448 \mu s$

Octal interface, 1.8V/3.0V

Device identification



Table 87 **JEDEC SFDP Rev D parameter table** (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
138h		00h	
139h	JEDEC Basic Flash	00h	Bits 31:24 = Reserved = FFh
13Ah	Parameter DWORD-15	00h	Bit 23 = Hold or RESET Disable = Not Supported = 0b Bits 22:0 = Not supported = 000000h
13Bh		FFh	
13Ch	JEDEC Basic Flash Parameter DWORD-16	F9h	Bit 7 = Reserved = 1 Bits 6:0 = Volatile or Nonvolatile Register and Write Enable Instruction for Status Register 1 xxx_xxx1b: Nonvolatile Status Register 1, powers-up to last written value, use instruction 06h to enable write. + xxx_1xxxb: Nonvolatile/Volatile Status Register 1 powers-up to last written value in the nonvolatile status register, use instruction 06h to enable write to nonvolatile status register. Volatile status register may be activated after power-up to override the nonvolatile status register, use instruction 50h to enable write and activate the volatile status register. + xx1_xxxxxb: Status Register 1 contains a mix of volatile and nonvolatile bits. The 06h instruction is used to enable writing of the register. + x1x_xxxxb: Reserved + 1xx_xxxxb: Reserved = 1111001b
13Dh		10h	Bits 23:14 = Exit 4-Byte Addressing
13Eh		F8h	= xx_xx1x_xxxxb: Hardware reset + xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) + xx_1xxx_xxxxb: Power cycle + x1_xxxx_xxxxb: Reserved + 1x_xxxx_xxxxb: Reserved = 11_1110_0000b Bits 13:8 = Soft Reset and Rescue Sequence Support + x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable, reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode. = 010000b
13Fh		A0h	Bits 31:24 = Enter 4-byte Addressing + xx1x_xxxxb: Supports dedicated 4-Byte address instruction set. Refer the vendor datasheet for the instruction set definition + 1xxx_xxxxb: Reserved = 1010_0000b
140h		00h	
141h	JEDEC Basic Flash	00h	
142h	Parameter DWORD-17	00h	Not Supported
143h		00h	
144h		00h	Bit 31 = High byte and low byte of 16-bit words are in the same order when read in
145h		00h	1-1-1 mode and 8-8-8 mode = 0b Bit 30:29 = The Command Extension is the same as the Command = 00b
146h	JEDEC Basic Flash	BCh	Bit 28 = Reserved = 0b Bit 27:26 = Not supported = 00b
147h	Parameter DWORD-18	02h	Bits 25:24 = First rising edge of DS in the middle of the first data bit, start of first data bit aligned with the first falling edge of DS = 10b Bit 23 = JEDEC SPI Protocol Reset Supported = 1b Bit 22:18 = 01111b Bits 17:0 = Reserved = 00000h
148h		00h	
149h	JEDEC Basic Flash	00h	Not Cupported
14Ah	Parameter DWORD-19	00h	Not Supported
14Bh		00h	
14Ch		FFh	Pite 21:20 - Mayimum aparation appeal of dayles in 00 00 00 media when willing
14Dh		FFh	Bits 31:28 = Maximum operation speed of device in 8D-8D-8D mode when utilizing Data Strobe = 1000b (200MHz) / 0111b (166MHz)
14Eh	JEDEC Basic Flash Parameter DWORD-20	8Eh for HS-T 7Eh for HL-T	Bits 27:24 = 8D-8D-8D mode without using Data Strobe is not characterized = 1110 Bits 23:20 = Maximum operation speed of device in 8S-8S-8S mode when utilizing Data Strobe = 1000b (200MHz) / 0111b (166MHz) Bits 19:16 = 8S-8S-8S mode without using Data Strobe is not characterized = 1110l Bit 15:0 = Not supported = FFFFh
14Fh		8Eh for HS-T 7Eh for HL-T	

Octal interface, 1.8V/3.0V

Device identification



Table 87 JEDEC SFDP Rev D parameter table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
150h		41h	Supported = 1, Not Supported = 0
151h		12h	Bits 31:25 = Reserved = 1111_111b Bit 24 = Support for (1-8-8) Page Program Command, Instruction = 8Eh = 0b
152h		0Fh	Bit 23 = Support for (1-1-8) Page Program Command, Instruction = 84h = 0b Bit 22 = Support for (1-8-8) DTR READ Command, Instruction = FDh = 0b
153h	JEDEC 4-Byte Address Instructions Parameter DWORD-1	FEh	Bit 21 = Support for (1-8-8) FAST_READ Command, Instruction = CCh = 0b Bit 20 = Support for (1-1-8) FAST_READ Command, Instruction = 7Ch = 0b Bit 19 = Support for nonvolatile individual sector lock write command, Instruction = E3h = 1b Bit 18 = Support for nonvolatile individual sector lock read command, Instruction = E2h = 1b Bit 17 = Support for volatile individual sector lock Write command, Instruction = E1h = 1b Bit 16 = Support for volatile individual sector lock Read command, Instruction = E0h = 1b Bit 15 = Support for (1-4-4) DTR_Read Command, Instruction = EEh = 0b Bit 14 = Support for (1-2-2) DTR_Read Command, Instruction = BEh = 0b Bit 13 = Support for (1-1-1) DTR_Read Command, Instruction = 0Eh = 0b Bit 12 = Support for Erase Command - Type 4 = 1b Bit 11 = Support for Erase Command - Type 3 = 0b Bit 10 = Support for Erase Command - Type 1 = 1b Bit 8 = Support for (1-4-4) Page Program Command, Instruction = 3Eh = 0b Bit 7 = Support for (1-1-4) Page Program Command, Instruction = 34h = 0b Bit 6 = Support for (1-1-1) Page Program Command, Instruction = 12h = 1b Bit 5 = Support for (1-1-4) FAST_READ Command, Instruction = BCh = 0b Bit 4 = Support for (1-1-2) FAST_READ Command, Instruction = BCh = 0b Bit 2 = Support for (1-1-2) FAST_READ Command, Instruction = 3Ch = 0b Bit 1 = Support for (1-1-1) FAST_READ Command, Instruction = 3Ch = 0b Bit 1 = Support for (1-1-1) FAST_READ Command, Instruction = 0Ch = 0b Bit 1 = Support for (1-1-1) FAST_READ Command, Instruction = 0Ch = 0b Bit 1 = Support for (1-1-1) FAST_READ Command, Instruction = 0Ch = 0b Bit 1 = Support for (1-1-1) FAST_READ Command, Instruction = 0Ch = 0b Bit 0 = Support for (1-1-1) FAST_READ Command, Instruction = 13h = 1b
154h		21h	
155h	JEDEC 4-Byte Address	FFh	Bits 31:24 = DCh = Instruction for Erase Type 4 Bits 23:16 = Instruction for Erase Type 3: RFU
156h	Instructions Parameter DWORD-2	FFh	Bits 15:8 = Instruction for Erase Type 2: RFU
157h	DWORD-2	DCh	☐ Bits 7:0 = 21h = Instruction for Erase Type 1
158h		00h	Bits 7:0 = Read Fast Wrapped command not supported = 00h
159h		EEh	Bits 15:8 = Read Fast command = EEh (DDR Read)
15Ah		80h	Bit 23 = Number of Additional Modifier Bytes Used for Write any Register command = 4 bytes = 1b Bit 22 = Number of Data Bytes Used for Write Register command = 1 byte = 0b Bits 21:16 = Reserved = 000000b
15Bh	JEDEC xSPI Profile 1.0 DWORD-1	0Bh	Bit 31 = xSPI Support, Device implements the SFDP command in 8D-8D-8D protocol mode as defined in the Jedec xSPI spec = 0b Bit 30 = SFDP Command in 8D-8D-8D mode – Dummy Cycles = 8 bytes = 0b Bit 29 = Number of Additional Modifier Bytes Used for Read Status Register command = 0 bytes = 0b Bit 28 = Initial Latency (CK cycles) for Read Status Register command = 3 CK Cycle = 0b Bit 27 = Number of Additional Modifier Bytes Used for Read Register command = 4 bytes = 1b Bit 26 = Initial Latency (CK cycles) for Read Volatile Register command = 4 CK = 0b Bit 25 = Initial Latency (CK cycles) for Read Volatile Non-Register command = 8 CK cycles = 1b Bit 24 = Number of Additional Modifier Bytes Used for Write Status-Cfg Register command = 4 bytes = 1b
15Ch		71h	Write Nonvolatile Register command
15Dh	JEDEC xSPI Profile 1.0	71h	Write Volatile Register command
15Eh	DWORD-2	65h	Read NV Register command
15Fh		65h	Read Volatile Register command

Octal interface, 1.8V/3.0V



JEDEC SFDP Rev D parameter table (Continued) Table 87

SFDP byte address	SFDP DWORD name	Data	Description
160h		00h	Bits 7:0 = Reserved = 00h
161h		B0h	Bit 31 = Read SFDP 8D-8D command supported = 1b
162h		FFh	☐ Bit 30 = Read Fast Wrapped command not supported = 0b ☐ Bit 29 = Setup Read Wrap command not supported = 0b
163h	JEDEC xSPI Profile 1.0 DWORD-3	96h	Bit 28 = Erase 4KB command supported = 1b Bit 27 = Erase 3ZKB command not supported = 0b Bit 26 = Erase Chip command supported = 1b Bit 25 = Read Configuration Register command supported = 1b Bit 24 = Read Flag Status Register command not supported = 0b Bit 23 = Read Register command supported = 1b Bit 22 = Read Volatile Register command supported = 1b Bit 20 = Write Status-Configuration Register command supported = 1b Bit 19 = Clear Flag Status Reg command supported = 1b Bit 19 = Clear Flag Status Reg command supported = 1b Bit 17 = Write volatile register command supported = 1b Bit 17 = Write volatile register command supported = 1b Bit 16 = Write NV register command supported = 1b Bit 15 = Enter Deep Power Down command not supported = 1b Bit 14 = Exit Deep Power Down command not supported = 0b Bit 12 = Reset Enable command supported = 1b Bit 12 = Reset Enable command supported = 1b Bit 11 = Soft Reset and Enter default protocol mode command supported = 0b Bit 10 = Enter default protocol mode command not supported = 0b Bit 9:8 = Reserved = 00b
164h	JEDEC xSPI Profile 1.0 DWORD-4	A8h	Bits 31:12 = 00000h
165h		0Bh	Bits 11:7 = 200MHz operation: number of dummy cycles required = 23 = 10111b
166h		00h	 Bit 6:2 = 200MHz operation: configuration bit pattern to set this number of dum cycles = 01010b
167h		00h	Bits 1:0 = Reserved = 00b
168h		0Ch	Bits 31:27 = 166MHz operation: number of dummy cycles required = 20 = 10100b
169h		55h	☐ Bit 26:22 = 166MHz operation: configuration bit pattern to set this number of du cycles = 01000b
16Ah	JEDEC xSPI Profile 1.0	1Ch	Bits 21:17 = 133MHz operation: number of dummy cycles required = 14 = 01110b Bit 16:12 = 133MHz operation: configuration bit pattern to set this number of dummy
16Bh	JEDEC xSPI Profile 1.0 DWORD-5	A2h	cycles = 00101b Bits 11:7 = 100MHz operation: number of dummy cycles required = 10 = 01010b Bit 6:2 = 100MHz operation: configuration bit pattern to set this number of dummy cycles = 00011b Bits 1:0 = Reserved = 00b
16Ch		00h	
16Dh	Status, Control and	00h	
16Eh	Configuration Register Map DWORD-1	80h	Bits 31:0 = Address offset for volatile registers = 00800000h
16Fh		00h	
170h		00h	
171h	Status, Control and	00h	Rite 21.0 = Address offset for nonvoletile ===inters = 00000000h
172h	Configuration Register Map DWORD-2	00h	Bits 31:0 = Address offset for nonvolatile registers = 00000000h
173h		00h	
174h		C0h	Bit 31 = Generic Addressable Read Status/Control register command for volatile
175h		CCh	registers supported for some (or all) registers = 1b Bit 30 = Generic Addressable Write Status/Control register command for volatile
176h		FFh	registers supported for some (or all) registers = 1b Bits 29:28 = Number of address bytes used for Generic Addressable Read/Write
177h	Status, Control and Configuration Register Map DWORD-3	EBh	Status/Control register commands for volatile registers = 3 byte (default) = 10b Bit 27:26 = Number of dummy bytes used for Generic Addressable Read Status/Control register command for volatile registers in (1S-1S-1S) mode = 10b Bit 25:14 = Not supported = FFFh Bit 13:10 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for volatile registers in (8S-8S-8S) mode = 3 = 0011b Bit 9:6 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for volatile registers in (8D-8D-8D) mode = 3 = 0011b Bit 5:4 = Reserved = 00b Bit 3:0 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for volatile registers in (1S-1S-1S) mode = 0000b

Octal interface, 1.8V/3.0V



Table 87 **JEDEC SFDP Rev D parameter table** (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
178h		88h	Bit 31 = Generic Addressable Read Status/Control register command for nonvolatile
179h		FBh	registers supported for some (or all) registers = 1b Bit 30 = Generic Addressable Write Status/Control register command for nonvolatile
17Ah		FFh	registers supported for some (or all) registers = 1b
17Bh	Status, Control and Configuration Register Map DWORD-4	EBh	Bits 29:28 = Number of address bytes used for Generic Addressable Read/Write Status/Control register commands for nonvolatile registers = 3 byte (default) = 10b Bit 27:26 = Number of dummy bytes used for Generic Addressable Read Status/Control register command for nonvolatile registers in (1S-1S-1S) mode = 10b Bit 25:14 = Not supported = FFFh Bit 13:10 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for nonvolatile registers in (8S-8S-8S) mode = 20 = 1110b (Max available option is 14 cycles) Bit 9:6 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for nonvolatile registers in (8D-8D-8D) mode = 20 = 1110b (Max available option is 14 cycles) Bit 5:4 = Reserved = 00b Bit 3:0 = Number of dummy cycles used for Generic Addressable Read Status/Control register command for nonvolatile registers in (1S-1S-1S) mode = 1000b
17Ch		00h	Bits 7:0 = Command used for write access = read only = 00h
17Dh	Status, Control and Configuration Register Map DWORD-5	65h	Bits 15:8 = Command used for read access = 65h
17Eh		00h	Bits 23:16 = Address of register where WIP is located = 00h (status reg -1 volatile)
17Fh		90h	Bit 31 = Write In Progress (WIP) bit is supported = 1b Bit 30 = Write In Progress polarity, WIP = 1 indicates write is in progress = 0b Bits 29 = Reserved = 0b Bits 28 = Bit is set /cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of WIP bit in register = bit [0] = 000b
180h		06h	Bits 7:0 = Command used for write access
181h		05h	Bits 15:8 = Command used for read access
182h	Status, Control and Configuration Register Map DWORD-6	00h	Bits 23:16 = Address of register where WEL is located = 00h (status reg -1 volatile)
183h		A1h	Bit 31 = Write Enable (WEL) bit is supported = 1b Bit 30 = Write Enable polarity, WEL = 1 means write is in progress = 0b Bits 29 = Write command is a direct command to wet WEL bit = 1b Bits 28 = Bit is accessed by direct commands to set WEL bit = 1b Bit 27 = Local address for WEL bit is found in last byte of the address = 0b Bits 26:24 = Bit location of WEL bit in register = bit [1] = 001b
184h		00h	Bits 7:0 = Command used for write access = read only = 00h = Read Only
185h		65h	Bits 15:8 = Command used for read access = 65h
186h	Status, Control and	00h	Bits 23:16 = Address of register where Program Error is located = 00h (status reg -1 volatile)
187h	Configuration Register Map DWORD-7	96h	Bit 31 = Program Error bit supported = 1b Bit 30 = Positive polarity (Program Error = 0 indicates no error, Program Error = 1 indicates last Program operation created an error) = 0b Bit 29 = The device has separate bits for Program Error and Erase Error = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of Program Error bit in register = bit [6] = 110b
188h		00h	Bits 7:0 = Command used for write access = read only = 00h = Read Only
189h]	65h	Bits 15:8 = Command used for read access = 65h
18Ah]	00h	Bits 23:16 = Address of register where Erase Error is located = 00h
18Bh	Status, Control and Configuration Register Map DWORD-8	95h	Bit 31 = Erase Error bit supported = 1b Bit 30 = Positive polarity Erase Error = 0 indicates no error, Erase Error = 1 indicates last erase operation created an error) = 0b Bit 29 = The device has separate bits for Program Error and Erase Error = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of erase Error bit in register = bit [5] = 101b
18Ch		71h	Bits 7:0 = Command used for write access = read only = 71h
18Dh]	65h	Bits 15:8 = Command used for read access = 65h
18Eh	Status, Control and - Configuration Register Map DWORD-9	03h	Address of register where wait states bits are located = 03h (Configuration Reg - 2 Nonvolatile)
18Fh		D0h	Bit 31 = Variable number of dummy cycles supported = 1b Bits 30:29 = Number of physical bits used to set wait states - 4 bit = 10b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of LSB of physical bits in register = bit [0] = 000b

Octal interface, 1.8V/3.0V



JEDEC SFDP Rev D parameter table (Continued) Table 87

SFDP byte address	SFDP DWORD name	Data	Description	
190h		71h	Bits 7:0 = Command used for write access = 71h	
191h		65h	Bits 15:8 = Command used for read access = 65h	
192h	Status, Control and Configuration Register	03h	Address of register where wait states bits are located = 03h (Configuration Reg - 2 nonvolatile)	
193h	Map DWORD-10	D0h	Bit 31 = Variable number of dummy cycles supported = 1b Bits 30:29 = Number of physical bits used to set wait states - 4 bit = 10b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of LSB of physical bits in register = bit [0] = 000b	
194h		A4h	Bit 31 = 30 dummy cycles supported = 0b	
195h		6Bh	Bit 30:26 = Bit pattern used to set 30 dummy cycles = 00000b Bit 25 = 28 dummy cycles supported = 1b	
196h	Status, Control and	FBh	Bit 24:20 = Bit pattern used to set 28 dummy cycles = 01111b Bit 19 = 26 dummy cycles supported = 1b	
197h	Configuration Register Map DWORD-11	02h	Bit 18:14 = Bit pattern used to set 26 dummy cycles = 01101b Bit 13 = 24 dummy cycles supported = 1b Bit 12:8 = Bit pattern used to set 24 dummy cycles = 01011b Bit 7 = 22 dummy cycles supported = 1b Bit 6:2 = Bit pattern used to set 22 dummy cycles = 01001b Bit 5:2 = Reserved = 00b	
198h		90h	Bit 31 = 20 dummy cycles supported = 1b	
199h		A5h	Bit 30:26 = Bit pattern used to set 20 dummy cycles = 01000b Bit 25 = 18 dummy cycles supported = 1b	
19Ah	Status, Control and	79h	Bit 24:20 = Bit pattern used to set 18 dummy cycles = 00111b	
19Bh	Configuration Register Map DWORD-12	A2h	Bit 19 = 16 dummy cycles supported = 1b Bit 18:14 = Bit pattern used to set 16 dummy cycles = 00110b Bit 13 = 14 dummy cycles supported = 1b Bit 12:8 = Bit pattern used to set 14 dummy cycles = 00101b Bit 7 = 12 dummy cycles supported = 1b Bit 6:2 = Bit pattern used to set 12 dummy cycles = 00100b Bits 1:0 = Reserved = 00b	
19Ch		00h	Bit 31 = 10 dummy cycles supported = 1b Bit 30:26 = Bit pattern used to set 10 dummy cycles = 00011b Bit 25 = 8 dummy cycles supported = 1b Bit 24:20 = Bit pattern used to set 8 dummy cycles = 00010b Bit 19 = 6 dummy cycles supported = 1b	
19Dh		40h		
19Eh	Status, Control and	28h		
19Fh	Configuration Register Map DWORD-13	8Eh	Bit 18:14 = Bit pattern used to set 6 dummy cycles = 00001b Bit 13 = 4 dummy cycles supported = 0b Bit 12:8 = Bit pattern used to set 4 dummy cycles = 00000b Bit 7 = 2 dummy cycles supported = 0b Bit 6:2 = Bit pattern used to set 2 dummy cycles = 00000b Bits 1:0 = Reserved = 00b	
1A0h		00h		
1A1h	Status, Control and	00h		
1A2h	Configuration Register Map DWORD-14	FFh	Not Supported	
1A3h	_ Map DWORD-14	00h		
1A4h		00h		
1A5h	Status, Control and	00h		
1A6h	Configuration Register Map DWORD-15	FFh	Not Supported	
1A7h	_ Map DWORD-13	00h		
1A8h		71h	Bits 7:0 = Command used for write access = 71h	
1A9h	- 	65h	Bits 15:8 = Command used for read access = 65h	
1AAh	Status, Control and	06h	Bits 23:16 = Address of register where Octal Mode Enable volatile bit is located = 800006h (Configuration Reg - 5 volatile)	
1ABh	Configuration Register Map DWORD-16	90h	Bit 31 = Octal Mode Enable volatile bit supported = 1b Bits 30 = Octal Mode Enable volatile bit polarity: Positive (Octal Mode Enable bit = indicates Octal mode is enabled) = 0b Bits 29 = Reserved = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of Octal Mode enable bit in register = bit [0] = 000b	

Octal interface, 1.8V/3.0V

Device identification



JEDEC SFDP Rev D parameter table (Continued) Table 87

SFDP byte address	SFDP DWORD name	Data	Description	
1ACh		71h	Bits 7:0 = Command used for write access = 71h	
1ADh	Status, Control and	65h	Bits 15:8 = Command used for read access = 65h	
1AEh		06h	Address of register where Octal Mode Enable nonvolatile bit is located = 06h (Configuration Reg - 5 nonvolatile)	
1AFh	Configuration Register Map DWORD-17	90h	Bit 31 = Octal Mode Enable nonvolatile bit supported = 1b Bits 30 = Octal Mode Enable nonvolatile bit polarity: Positive (Octal Mode Enable bit = 1 indicates Octal mode is enabled) = 0b Bit 29 = No OTP Bit = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of Octal Mode enable bit in register = bit [0] = 000b	
1B0h		00h		
1B1h	Status, Control and	00h	Not Supported	
1B2h	Configuration Register Map DWORD-18	00h	Not Supported	
1B3h] '	00h		
1B4h		00h		
1B5h	Status, Control and	00h		
1B6h	Configuration Register Map DWORD-19	00h	Not Supported	
1B7h		00h		
1B8h		71h	Bits 7:0 = Command used for write access = 71h	
1B9h		65h	Bits 15:8 = Command used for read access = 65h	
1BAh	Status, Control and	06h	Address of register where STR Octal Mode Enable bit is located = 800006h (Configuration Reg - 5 Volatile)	
1BBh	Configuration Register Map DWORD-20	D1h	Bit 31 = STR Octal Mode Enable volatile bit supported = 1b Bits 30 = STR Octal Mode Enable volatile bit polarity: Inverted (STR Octal Mode Enable = 0 indicates STR Octal Mode is enabled) = 1b Bit 29 = Reserved = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of STR Octal Mode Enable bit in register = bit [1] = 001b	
1BCh		71h	Bits 7:0 = Command used for write access = 71h	
1BDh		65h	Bits 15:8 = Command used for read access = 65h	
1BEh		06h	Address of register where STR Octal Mode Enable bit is located = 06h (Configuration Reg - 5 Nonvolatile)	
1BFh	Status, Control and Configuration Register Map DWORD-21	D1h	Bit 31 = STR Octal Mode Enable nonvolatile bit supported = 1b Bits 30 = STR Octal Mode Enable nonvolatile bit polarity: Inverted (STR Octal Mode Enable = 0 indicates STR Octal Mode is enabled) = 1b Bit 29 = No OTP Bit = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of STR Octal Mode Enable nonvolatile bit in register = bit [1] = 001b	
1C0h		71h	Bits 7:0 = Command used for write access = 71h	
1C1h]	65h	Bits 15:8 = Command used for read access = 65h	
1C2h	Status, Control and	06h	Address of register where DTR Octal Mode Enable volatile bit is located = 800006h (Configuration Reg - 5 Volatile)	
Configuration Register Map DWORD-22		91h	Bit 31 = DTR Octal Mode Enable volatile bit supported = 1b Bits 30 = DTR Octal Mode Enable volatile bit polarity positive (DSTR Octal Mode Enable = 1 indicates DTR Octal Mode is enabled) = 0b Bit 29 = Reserved = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of DTR Octal Mode Enable volatile bit in register = bit [1] = 001b	

Octal interface, 1.8V/3.0V



JEDEC SFDP Rev D parameter table (Continued) Table 87

SFDP DWORD name	Data	Description
	71h	Bits 7:0 = Command used for write access = 71h
	65h	Bits 15:8 = Command used for read access = 65h
Status Control and	06h	Address of register where DTR Octal Mode Enable nonvolatile bit is located = 06h (Configuration Reg - 5 nonvolatile)
Configuration Register Map DWORD-23	91h	Bit 31 = DTR Octal Mode Enable nonvolatile bit supported = 1b Bits 30 = DTR Octal Mode Enable nonvolatile bit polarity positive (DSTR Octal Mode Enable = 1 indicates DTR Octal Mode is enabled) = 0b Bit 29 = No OTP Bit = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not supported = 0b Bits 26:24 = Bit location of DTR Octal Mode Enable bit in register = bit [1] = 001b
	00h	
Status, Control and	00h	
0	FFh	Not Supported
Map BWOND 24	00h	
	00h	
Status, Control and		
Configuration Register		Not Supported
мар ржокр-25		
		Bits 7:0 = Command used for write access = 71h
-		Bits 15:8 = Command used for read access = 65h
-	0311	
Status, Control and	05h	Address of register where Output Driver Strength volatile bits are located = 800005h (Configuration Reg - 4 Volatile)
Map DWORD-26	D5h	Bits 31: 30 = Number of physical bits used to set Output Driver Strength = 3 bits = 11b Bit 29 = Reserved = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of Least Significant Output Driver Strength bit in register = bit [5] = 101b
	71h	Bits 7:0 = Command used for write access = 71h
	65h	Bits 15:8 = Command used for read access = 65h
Status, Control and	05h	Address of register where Output Driver Strength nonvolatile bits are located = 05h (Configuration Reg - 4 non- volatile)
Configuration Register Map DWORD-27	D5h	Bits 31: 30 = Number of physical bits used to set Output Driver Strength = 3 bits = 11b Bit 29 = Reserved = 0b Bits 28 = Bit is set/cleared by commands using address = 1b Bit 27 = Not Supported = 0b Bits 26:24 = Bit location of Least Significant Output Driver Strength bit in register = bit [5] = 101b
	00h	Bit 7:0 = Reserved = 00h
	00h	Bit 15:8 = Reserved = 00h
Status, Control and	A0h	Bits 31:29 = Bit pattern to support Driver type 0 = 45 Ohms = 000b
Configuration Register – Map DWORD-28	15h	Bits 28:26 = Bit pattern to support Driver type 1 = 30 0hm = 101b Bits 25:23 = Bit pattern to support Driver type 2 = 60 0hm = 011b Bits 22:20 = Bit pattern to support Driver type 3 = 90 0hm = 010b Bits 19:17 = Bit pattern to support Driver type 4 = Not supported = 000b Bit 16 = Reserved = 0b
C	00h	Bits 7:0 = Byte 3 of first command sequence
	00h	Bits 15:8 = Byte 2 of first command sequence
(8D-8D-8D) mode	06h	Bits 23:16 = Byte 1 of first command sequence
DWORD -1	01h	Bits 31:24 = Length of first command sequence = 1 byte
3.1.0.1.2		
		Bits 7:0 = Byte 7 of first command sequence
Command Sequences	00h	Bits 7:0 = Byte 7 of first command sequence Bits 15:8 = Byte 6 of first command sequence
		Bits 7:0 = Byte 7 of first command sequence Bits 15:8 = Byte 6 of first command sequence Bits 23:16 = Byte 5 of first command sequence
	Status, Control and Configuration Register Map DWORD-23 Status, Control and Configuration Register Map DWORD-24 Status, Control and Configuration Register Map DWORD-25 Status, Control and Configuration Register Map DWORD-26 Status, Control and Configuration Register Map DWORD-27 Status, Control and Configuration Register Map DWORD-27 Status, Control and Configuration Register Map DWORD-27 Command Sequences to Change to Octal DDR	Status, Control and Configuration Register Map DWORD-24 Status, Control and Configuration Register Map DWORD-24 Status, Control and Configuration Register Map DWORD-25 Status, Control and Configuration Register Map DWORD-25 Status, Control and Configuration Register Map DWORD-26 Status, Control and Configuration Register Map DWORD-26 Status, Control and Configuration Register Map DWORD-27 Status, Control and Configuration Register Map DWORD-28 Status, Control and Configuration Register Map DWORD-28

Octal interface, 1.8V/3.0V

Device identification



Table 87 JEDEC SFDP Rev D parameter table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
1E4h	Command Sequences	00h	Bits 7:0 = Byte 3 of second command sequence - volatile register address
1E5h	to Change to Octal DDR	80h	Bits 15:8 = Byte 2 of second command sequence - volatile register address
1E6h	(8D-8D-8D) mode DWORD -3	71h	Bits 23:16 = Byte 1 of second command sequence
1E7h		05h	Bits 31:24 = Length of second command sequence = 5 bytes
1E8h	Command Sequences	00h	Bits 7:0 = Byte 7 of second command sequence
1E9h	to Change to Octal DDR	00h	Bits 15:8 = Byte 6 of second command sequence
1EAh	(8D-8D-8D) mode DWORD -4	43h	Bits 23:16 = Byte 5 of second command sequence
1EBh		06h	Bits 31:24 = Byte 4 of second command sequence - volatile register address

Sector map parameter table notes

Table 88 provides a means to identify how the device address map is configured and provides a sector map for each supported configuration. This is done by defining a sequence of commands to read out the relevant configuration register bits that affect the selection of an address map. When more than one configuration bit must be read, all the bits are concatenated into an index value that is used to select the current address map.

To identify the sector map configuration in device the following configuration bits are read in the following MSb to LSb order to form the configuration map index value:

- CFR3V[3] 0 = Hybrid Architecture, 1 = Uniform Architecture
- CFR1V[2] 0 = 4KB parameter sectors at bottom, 1 = 4KB sectors at top
- CFR1V[6] 0 = 4KB parameter grouped together, 1 = 4KB sectors split between bottom and top
- The value of some configuration bits may make other configuration bit values not relevant (don't care), hence not all possible combinations of the index value define valid address maps. Only selected configuration bit combinations are supported by the SFDP Sector Map Parameter table (see **Table 89**). Other combinations must not be used in configuring the sector address map when using this SFDP parameter table to determine the sector map. The following index value combinations are supported.

Table 88 Sector map parameter

CFR3V[3]	CFR1V[6]	CFR1V[2]	Index value	Description
0	0	0	00h	4KB sectors at bottom with remainder 256KB sectors
0	0	1	01h	4KB sectors at top with remainder 256KB sectors
0	1	0	02h	4KB sectors split between top and bottom with remainder 256KB sectors
1	0	0	04h	Uniform 256KB sectors

Octal interface, 1.8V/3.0V

Device identification



Table 89 JEDEC SFDP Rev D, sector map parameter table

SFDP byte address	SFDP DWORD name	Data	Description	
1ECh		FCh	Config. Detect -1 Uniform 256KB Sectors or Hybrid Sectors	
1EDh	JEDEC Sector Map	65h	Bits 31:24 = Read data mask = 0000_1000b: Select bit 3 of the data byte for UNHYSA value 0 = Hybrid map with 4KB parameter sectors 1= Uniform map	
1EEh		FFh	Bits 23:22 = Configuration detection command address length = 11b: Variable length Bits 21:20 = RFU = 11b	
1EFh	Parameter DWORD-1 Config. Detect-1	08h	Bits 19:16 = Configuration detection command latency = 1111b: variable latency Bits 19:16 = Configuration detection instruction = 65h: Read any register Bits 7:2 = RFU = 111111b Bit 1 = Command Descriptor = 0 Bit 0 = Not the end descriptor = 0	
1F0h		04h		
1F1h	JEDEC Sector Map	00h	Pite 31.0 = Address Value Configuration Projector 2 (hit 2) = 00000004h	
1F2h	Parameter DWORD-2 Config. Detect-1	80h	Bits 31:0 = Address Value Configuration Register 3 (bit 3) = 00800004h	
1F3h	<u> </u>	00h		
1F4h		FCh	Config. Detect-2 4KB Hybrid Sectors Split between Top and Bottom	
1F5h		65h	Bits 31:24 = Read data mask = 0100_0000b: Select bit 6of the data byte for SP4KBS value 0 = 4KB parameter sectors are grouped together	
1F6h	JEDEC Sector Map	FFh	1 = 4KB parameter sectors are split between High and Low Addresses Bits 23:22 = Configuration detection command address length = 11b: Variable length	
1F7h	Parameter DWORD-3 Config. Detect-2	40h	Bits 21:20 = RFU = 11b Bits 19:16 = Configuration detection command latency = 1111b: variable latency Bits 15:8 = Configuration detection instruction = 65h: Read any register Bits 7:2 = RFU = 111111b Bit 1 = Command Descriptor = 0 Bit 0 = Not the end descriptor = 0	
1F8h	JEDEC Sector Map Parameter DWORD-4 Config. Detect-2	02h		
1F9h		00h		
1FAh		80h	Bits 31:0 = Address Value Configuration Register 1 (bit 6)= 00800002h	
1FBh	00h			
1FCh		FDh	Config Detect-3 4KB Hybrid Sectors on Top or Bottom	
1FDh		65h	Bits 31:24 = Read data mask = 0000_0100b: Select bit 2 of the data byte for TB4KBS value 0 = 4KB parameter sectors at bottom	
1FEh	JEDEC Sector Map	FFh	1 = 4KB parameter sectors at top Bits 23:22 = Configuration detection command address length = 11b: Variable length	
1FFh	Parameter DWORD-5 Config. Detect-3 04h		Bits 23:20 = RFU = 11b Bits 19:16 = Configuration detection command latency = 1111b: variable latency Bits 19:16 = Configuration detection command latency = 1111b: variable latency Bits 15:8 = Configuration detection instruction = 65h: Read any register Bits 7:2 = RFU = 1111111b Bit 1 = Command Descriptor = 0 Bit 0 = End of command descriptor = 1	
200h		02h		
201h	JEDEC Sector Map	00h		
202h	Parameter DWORD-6 Config. Detect-3	80h	Bits 31:0 = Address Value Configuration Register 1 (bit 2)= 00800002h	
203h		00h		
204h		FEh	Configuration Index 00h 4KB sectors at bottom with remainder 256KB	
205h	JEDEC Sector Map	00h	Bits 31:24 = RFU = FFh Bits 23:16 = Region count (DWORDs -1) = 02h: Three regions	
206h	Parameter DWORD-7	02h	Bits 15:8 = Configuration ID = 00h, 4KB sectors bottom with remainder 256KB Bits 7:2 = RFU = 111111b	
207h	Config-0 Header FFh		Bit 1 = Map Descriptor = 1 Bit 0 = Not the end descriptor = 0	
208h		F1h	Region 0 of 4KB sectors	
209h	Γ	FFh	Bits 31:8 = Region size (32 4KB) = 0001FFh: Region size as count-1 of 256 Byte units = 32 x 4KB sectors = 128KB Count = 128KB/256 = 512, value = count -1 = 512-1 = 511 = 1FFh	
20Ah	JEDEC Sector Map	01h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 0b Erase Type 4 is not defined	
20Bh	Parameter DWORD-8 Config-0 Region-0	00h	Bit 2 = Erase Type 3 support = 0bErase Type 3 is 256KB erase and is not supported in the 4KB sector region Bit 1 = Erase Type 2 support = 0bErase Type 2 is 64KB erase and is not supported Bit 0 = Erase Type 1 support = 1bErase Type 1 is 4KB erase and is supported in the 4KB sector region	

Octal interface, 1.8V/3.0V

Device identification



Table 89 JEDEC SFDP Rev D, sector map parameter table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
20Ch		F8h	Region 1 of 128KB sector
20Dh	JEDEC Sector Map	FFh	Bits 31:8 = Region size = 0001FFh: Region size as count-1 of 256 Byte units = 1 x 128KB sectors = 128KB Count = 128KB/256 = 512, value = count-1 = 512-1 = 511 = 1FFh
20Eh		01h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 128KB
20Fh	Parameter DWORD-9 Config-0 Region-1	00h	sector region Bit 2 = Erase Type 3 support = 0bErase Type 3 is not defined Bit 1 = Erase Type 2 support = 0bErase Type 2 is not defined Bit 0 = Erase Type 1 support = 0b Erase Type 1 is 4KB erase and is not supported in the 4KB sector region
210h		F8h	Region 2 Uniform 256KB sectors
211h		FFh	Bits 31:8 = 512Mb device Region size = 03FBFFh: Region size as count-1 of 256 Byte units = 255 x 256KB sectors = 65,280KB Count =
212h		FBh	65,280KB/256 = 261,120 value = count -1 = 261,120-1= 261119 =3FBFFh Bits 31:8 = 1Mb device Region size = 01FEFFh: Region size as count-1 of 256 Byte units = 511
213h	JEDEC Sector Map Parameter DWORD-10 Config-0 Region-2	03h (512Mb) 07h (1Mb)	x 256KB sectors = 130,816KB Count = 130,816KB/256 = 523,364, value = count -1 = 523,364-1 = 523263 = 07FBFFh Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 256KB sector region Bit 2 = Erase Type 3 support = 0b Erase Type 3 is not defined Bit 1 = Erase Type 2 support = 0b Erase Type 2 is not defined Bit 0 = Erase Type 1 support = 0b Erase Type 1 is 4KB erase and is not supported in the 256KB sector region
214h	JEDEC Sector Map Parameter DWORD-11 Config-3 Header	FEh	Configuration Index 01h 4KB sectors at Top with remainder 256KB
215h		01h	Bits 31:24 = RFU = FFh Bits 23:16 = Region count (DWORDs -1) = 02h: Three regions
216h		02h	Bits 15:8 = Configuration ID = 01h: 4KB sectors at top with remainder 256KB sectors Bits 7:2 = RFU = 111111b
217h	FFh		Bit 1 = Map Descriptor = 1 Bit 0 = Not the end descriptor = 0
218h		F8h	Region 0 Uniform 256KB sectors
219h		FFh	Bits 31:8 = 512Mb device Region size = 03FBFFh: Region size as count-1 of 256 Byte units = 255 x 256KB sectors = 65,280KB Count =
21Ah		FBh	65,280KB/256 = 261,120 value = count -1 = 261,120-1= 261119 =3FBFFh Bits 31:8 = 1Gb device Region size = 07FBFFh: Region size as count-1 of 256 Byte units = 511
21Bh	JEDEC Sector Map Parameter DWORD-12 Config-3 Region-0	03h (512Mb) 07h (1Mb)	x 256KB sectors = 130,816KB Count = 130,816KB/256 = 523,264, value = count -1 = 523,364-1 = 523263 = 07FBFFh Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 256KB sector region Bit 2 = Erase Type 3 support = 0b Erase Type 3 is not defined Bit 1 = Erase Type 2 support = 0b Erase Type 2 is not defined Bit 0 = Erase Type 1 support = 0b Erase Type 1 is 4KB erase and is not supported in the 256KB sector region
21Ch		F8h	Region 1 of 128KB sector
21Dh		FFh	Bits 31:8 = Region size = 0001FFh: Region size as count-1 of 256 Byte units = 1 x 128KB sectors = 128KB Count = 128KB/256 = 512, value = count - 1 = 512-1 = 511 = 1FFh
21Eh	IEDEC Conton Mon	01h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 128KB
21Fh	JEDEC Sector Map Parameter DWORD-13 Config-3 Region-1	00h	sector region Bit 2 = Erase Type 3 support = 0bErase Type 3 is not defined Bit 1 = Erase Type 2 support = 0bErase Type 2 is not defined Bit 0 = Erase Type 1 support = 0bErase Type 1 is 4KB erase and is not supported in the 4KB sector region
220h		F1h	Region 2 of 4KB sectors
221h	JEDEC Sector Map	FFh	Bits 31:8 = Region size (32 4KB) = 0001FFh: Region size as count-1 of 256 Byte units = 32 x 4KB sectors = 128KB Count = 128KB/256 = 512, value = count -1 = 512-1 = 511 = 1FFh
222h		01h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 0bErase Type 4 is not defined
223h	Parameter DWORD-14 Config-3 Region-2	00h	Bit 2 = Erase Type 4 support = 0bErase Type 3 is 256KB erase and is not supported in the 4KB sector region Bit 1 = Erase Type 2 support = 0bErase Type 2 is 64KB erase and is not supported Bit 0 = Erase Type 1 support = 1bErase Type 1 is 4KB erase and is supported in the 4KB sector region

Octal interface, 1.8V/3.0V

Device identification



Table 89 **JEDEC SFDP Rev D, sector map parameter table** (Continued)

SFDP byte address	SFDP DWORD name	Data	Description	
224h		FEh	Configuration Index 02h 4KB sectors split between Bottom and Top with remainder 256KB	
225h	JEDEC Sector Map	02h	Bits 31:24 = RFU = FFh Bits 23:16 = Region count (DWORDs -1) = 04h: Five regions	
226h	Parameter DWORD-15	04h	Bits 15:8 = Configuration ID = 02h: 4KB sectors split between bottom and top with remaine 256KB sectors	
227h	Config-1 Header	FFh	Bits 7:2 = RFU = 111111b Bit 1 = Map Descriptor = 1 Bit 0 = Not the end descriptor = 0	
228h		F1h	Region 0 of 4KB sectors	
229h		FFh	Bits 31:8 = Region size (16 x 4KB) = 0000FFh: Region size as count-1 of 256 Byte units = 16 x 4KB sectors = 64KB Count = 64KB/256 = 256, value = count -1 = 256-1 = 255 = FFh	
22Ah	JEDEC Sector Map	00h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 0bErase Type 4 is not defined	
22Bh	Parameter DWORD-16 Config-1 Region-0	00h	Bit 2 = Erase Type 3 support = 0bErase Type 3 is 256KB erase and is not supported in the 4KB sector region Bit 1 = Erase Type 2 support = 0bErase Type 2 is 64KB erase and is not supported Bit 0 = Erase Type 1 support = 1bErase Type 1 is 4KB erase and is supported in the 4KB sector region	
22Ch		F8h	Region 1 of 192KB sector	
22Dh		FFh	Bits 31:8 = Region size = 0002FFh: Region size as count-1 of 256 Byte units = 1 x 192KB sectors = 192KB Count = 192KB/256 = 768, value = count-1 = 768-1 = 767 = 2FFh	
22Eh		02h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 192KB	
22Fh	JEDEC Sector Map Parameter DWORD-17 Config-1 Region-1	00h	sector region Bit 2 = Erase Type 3 support = 0bErase Type 3 is not defined Bit 1 = Erase Type 2 support = 0bErase Type 2 is not defined Bit 0 = Erase Type 1 support = 0b Erase Type 1 is 4KB erase and is not supported in the 4KB sector region	
230h		F8h	Region 2 Uniform 256KB sectors	
231h		FFh	Bits 31:8 = 512Mb device Region size = 03F7FF: Region size as count-1 of 256 Byte units = 254 x 256KB sectors = 65,024KB Count =	
232h		F7h	65,024KB/256 = 260,096 value = count -1 = 260,096-1 = 260,095 = 3F7FFh Bits 31:8 = 1Gb device Region size = 07F7FFh: Region size as count-1 of 256 Byte units = 510 x	
233h	JEDEC Sector Map Parameter DWORD-18 Config-1 Region-2	03h (512Mb) 07h (1Mb)	256KB sectors = 130,560KB Count = 130,560KB/256 = 522,240, value = count -1 = 522,240-1 = 522,239 = 7F7FFh Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1b Erase Type 4 is 256KB erase and is supported in the 256KB sector region Bit 2 = Erase Type 3 support = 0b Erase Type 3 is not defined Bit 1 = Erase Type 2 support = 0b Erase Type 2 is not defined Bit 0 = Erase Type 1 support = 0b Erase Type 1 is 4KB erase and is not supported in the 256KB sector region	
234h		F8h	Region 3 of 192KB sector	
235h	1	FFh	Bits 31:8 = Region size = 0002FFh: Region size as count-1 of 256 Byte units = 1 x 192KB sectors = 192KB Count = 192KB/256 = 768, value = count-1 = 768-1 = 767 = 2FFh	
236h	1	02h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1	
237h	Parameter DWORD-19 Config-1 Region-3 02h 02h 02h 00h		Bit 3 = Erase Type 4 support = 1bErase Type 4 is 256KB erase and is supported in the 192K sector region Bit 2 = Erase Type 3 support = 0bErase Type 3 is not defined Bit 1 = Erase Type 2 support = 0bErase Type 22 is not defined Bit 0 = Erase Type 1 support = 0bErase Type 1 is 4KB erase and is not supported in the 4K sector region	
238h		F1h	Region 5 of 4KB sectors	
239h]	FFh	Bits 31:8 = Region size (16 x 4KB) = 0000FFh: Region size as count-1 of 256 Byte units = 16 x 4KB sectors = 64KB Count = 64KB/256 = 256, value = count -1 = 256-1 = 255 = FFh	
23Ah	JEDEC Sector Map	00h	Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 0bErase Type 4 is not defined	
23Bh	Parameter DWORD-20 Config-1 Region-5	00h	Bit 2 = Erase Type 3 support = 0bErase Type 3 is 256KB erase and is not supported in the 4KB sector region Bit 1 = Erase Type 2 support = 0bErase Type 2 is 64KB erase and is not supported Bit 0 = Erase Type 1 support = 1bErase Type 1 is 4KB erase and is supported in the 4KB sector region	
23Ch		FFh	Configuration Index 04h Uniform 256KB sectors	
23Dh	JEDEC Sector Map	04h	Bits 31:24 = RFU = FFh Bits 23:16 = Region count (DWORDs -1) = 00h: One region	
23Eh	Parameter DWORD-21	00h	Bits 15:8 = Configuration ID = 04h: Uniform 256KB sectors	
23Fh	Config-4 Header	FFh	Bits 7:2 = RFU = 111111b Bit 1 = Map Descriptor = 1 Bit 1= End of map descriptor = 1	

Octal interface, 1.8V/3.0V

Device identification



Table 89 JEDEC SFDP Rev D, sector map parameter table (Continued)

SFDP byte address	SFDP DWORD name	Data	Description
240h		F8h	Region 0 Uniform 256KB sectors
241h		FFh	Bits 31:8 = 512Mb device Region size = 03FFFFh: Region size as count-1 of 256 Byte units = 256 x 256KB sectors = 65,536KB Count =
242h		FFh	65, 280KB/256 = 262,144 value = count -1 = 262,144-1 = 262,143 = 3FFFFh Bits 31:8 = 1Mb device Region size = 07FFFFh: Region size as count-1 of 256 Byte units = 512
243h	JEDEC Sector Map Parameter DWORD-22 Config-4 Region-0	03h (512Mb) 07h (1Mb)	x 256KB sectors = 131,072KB Count = 131,072KB/256 = 524,288, value = count -1 = 524,288-1 = 524,287 = 7FFFFh Bits 7:4 = RFU = Fh Erase Type not supported = 0 / supported = 1 Bit 3 = Erase Type 4 support = 1bErase Type 4 is 256KB erase and is supported in the 256KB sector region Bit 2 = Erase Type 3 support = 0bErase Type 3 is not defined Bit 1 = Erase Type 2 support = 0bErase Type 2 is not defined Bit 0 = Erase Type 1 support = 0bErase Type 1 is 4KBerase and is not supported in the 256KB sector region

9.2 Manufacturer and device ID

Table 90 Manufacturer and device ID

Byte address	Data	Description
00h 34h		Manufacturer ID for CYPRESS™
01h 5Ah (HL-T) / 5Bh (HS-T)		Device ID MSB - Memory Interface Type
02h	19h (256Mb) / 1Ah (512Mb) / 1Bh (1Mb)	Device ID LSB - Density
03h 0Fh 04h 03h (Default Configuration)		ID Length - number bytes following. Adding this value to the current location of 03h gives the address of the last valid location in the ID legacy address map.
		Physical Sector Architecture The HS/L-T family may be configured with or without 4KB parameter sectors in addition to the uniform sectors. 03h = Uniform 256KB with thirty-two 4KB Parameter Sectors)
05h	90h (HL-T/HS-T Family)	Family IDs

9.3 Unique device ID

Table 91 Unique device ID

Byte address	Data	Description
00h to 07h	8-Byte Unique Device ID	64-bit unique ID number

Octal interface, 1.8V/3.0V

Package diagrams



Package diagrams 10





Figure 81 Ball grid array 24-ball 6 × 8 mm (VAA024)

Package diagrams





0)/4/00/	DIMENSIONS					
SYMBOL	MIN.	NOM.	MAX.			
Α	-	-	1.00			
A1	0.20	-	-			
D		8.00 BSC	•			
E		8.00 BSC	8.00 BSC			
D1						
E1	4.00 BSC 5					
MD						
ME						
N						
Ø b	0.35	0.40	0.45			
еE	1.00 BSC					
eD	1.00 BSC 0.00 BSC 0.00 BSC					
SD						
SE						

DIMENSIONS

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020,
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.



"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

JEDEC SPECIFICATION NO. REF: N/A 10.

002-22282 **


Figure 82 Ball grid array 24-ball 8 × 8 mm (VAC024)

infineon

Ordering information

11 Ordering information

The ordering part number is formed by a valid combination of the following:



002-18216 Rev. *W

Octal interface, 1.8V/3.0V

Ordering information



11.1 Valid combinations — standard grade

Table 92 lists configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 92Valid combinations — standard grade [55]

Base ordering part number	Speed option	Package and materials	Temperature range	Model number	Packing type	Ordering part number (x = Packing type)	Package marking
S28HL512T	FP	ВН	I, V	01	0,3	S28HL512TFPBHI01x	28HL512TPl01
328HL3121						S28HL512TFPBHV01x	28HL512TPV01
S28HS512T	GA	ВН	I, V	01	0,3	S28HS512TGABHI01x	28HS512TAI01
328П33121						S28HS512TGABHV01x	28HS512TAV01
S28HL01GT	FP	ВН	I, V	03	0,3	S28HL01GTFPBHI03x	28HL01GTPI03
328HL01G1						S28HL01GTFPBHV03x	28HL01GTPV03
S28HS01GT	FP	ВН	I, V	03	0,3	S28HS01GTFPBHI03x	28HS01GTPI03
528H501G1						S28HS01GTFPBHV03x	28HS01GTPV03
COOLICOICT	GA ^[55]	ВН	I, V	03	0,3	S28HS01GTGABHI03x	28HS01GTAI03
S28HS01GT						S28HS01GTGABHV03x	28HS01GTAV03
COOLICOICT	GZ	ВН	I, V	03	0,3	S28HS01GZGABHI03x	28HS01GTZI03
S28HS01GT						S28HS01GZGABHV03x	28HS01GTZV03

Note

^{55.} The characterization of 200MHz, S28HS01GT devices is in progress. Contact your local sales office to confirm availability of specific 200MHz device.

Octal interface, 1.8V/3.0V

Ordering information



11.2 Valid combinations — automotive grade / AEC-Q100

Table 93 lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements. AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Table 93 Valid Combinations — automotive grade / AEC-Q100^[56]

Base ordering part number	Speed option	Package and materials	Temperature range	Model number	Packing type	Ordering part number (x = Packing type)	Package marking
S28HL512T	FP	ВН	A, B, M	01	0,3	S28HL512TFPBHA01x	28HL512TPA01
						S28HL512TFPBHB01x	28HL512TPB01
						S28HL512TFPBHM01x	28HL512TPM01
S28HS512T		ВН	A, B, M	01	0,3	S28HS512TGABHA01x	28HS512TAA01
	GA					S28HS512TGABHB01x	28HS512TAB01
						S28HS512TGABHM01x	28HS512TAM01
S28HL01GT		ВН	А, В, М	03	0,3	S28HL01GTFPBHA03x	28HL01GTPA03
	FP					S28HL01GTFPBHB03x	28HL01GTPB03
						S28HL01GTFPBHM03x	28HL01GTPM03
S28HS01GT	FP	ВН	A, B, M	03	0,3	S28HS01GTFPBHA03x	28HS01GTPA03
						S28HS01GTFPBHB03x	28HS01GTPB03
						S28HS01GTFPBHM03x	28HS01GTPM03
S28HS01GT		ВН	A, B, M	03	0,3	S28HS01GTGABHA03x	28HS01GTAA03
	GA ^[56]					S28HS01GTGABHB03x	28HS01GTAB03
						S28HS01GTGABHM03x	28HS01GTAM03
S28HS01GT	GZ	ВН	A, B, M	03	0,3	S28HS01GTGZBHA03x	28HS01GTZA03
						S28HS01GTGZBHB03x	28HS01GTZB03
						S28HS01GTGZBHM03x	28HS01GTZM03

Note

^{56.} The characterization of 200MHz, S28HS01GT devices is in progress. Contact your local sales office to confirm availability of specific 200MHz device.

Octal interface, 1.8V/3.0V

Revision history



Revision history

Document version	Date of release	Description of changes			
*N	2019-07-03	Finalizing document for S28HS512T and S28HL512T devices description.			
*0	2019-09-13	Updated Transaction Table. Updated Ordering Information.			
*P	2019-12-20	Finalizing document for S28HS01GT devices. Note: The characterization of 200MHz, S28HS01GT devices is in progress and this document will be updated accordingly upon characterization completion. Updated Table 18, Table 83, Table 85, Table 87 (Product Information Notification), Table 89 (Product Information Notification), and Table 90, Table 92, and Table 93. Updated typos in Table 45, Table 50, and Table 60.			
*Q	2020-01-29	Finalizing document for S28HL01GT devices. Updated Sales information and Copyright year.			
*R	2020-03-23	Updated Table 83 based on Final Characterization results.			
*\$	2020-04-22	Updated Table 9 and Table 58. Updated Table 87 and Table 89 (Product Information Notification).			
*т	2020-12-10	Updated Selected options for CFR3N[7:6], CFR3V[7:6 in Table 50 . Updated RDPLB_4_0, RDIDN_4_0, RDSR1_4_0, and RDSR2_4_0 in Table 51 . Added note in Table 51 . Updated description and data for ASPO[2] in Table 59 . Renamed ASPPAS to ASPPWD for ASPO[2] in Table 61 . Updated Input Timing Ref Voltage and Input Timing Ref Voltage to $0.5 \times V_{CC}$ in Table 84 . Updated Figure 72 , Figure 73 , and Figure 74 in Timing reference levels . Removed volatile register address for 1EAh SFDP Byte in Table 87 . Updated from CFR3N[3], CFR1N[2], and CFR1N[6] to CFR3V[3], CFR1V[2], and CFR1V[6] in Sector map parameter table notes . Updated Sector map parameters in Table 88 . Updated SFDP data and description in Table 89 .			
*U	2021-08-10	Updated DC table (Table 83). Updated Ordering information on page 134. Updated OPN tables (Table 92 and Table 93).			
*V	2021-10-18	Updated to Infineon template. Updated Transaction protocol on page 11, Read transactions on page 54, Program on page 60. Added Octal output interface (Octal, 15-15-85 and 15-85-85) (HL256T and HS256T only) on page 16, SPI (15-15-85) transaction table (HL256T and HS256T only) on page 98, SPI (15-85-85) transaction table (HL256T and HS256T only) on page 98 for new features Octal Output (15-15-85), Octal Input (15-85-85) HL256T and HS256T only. Updated Table 83: Added 256Mb specifications. Updated Table 84: Added 256Mb specifications. Updated Table 80: Added Theta JB an Theta JC.			
*W	2022-01-18	Updated Table 6 : Changed JESD216C to JESD216D Changed CFR3V[1:0] to CFR3V[7:6] in Read device identification transaction Updated Table 85 : Removed 256T / 512T / 01GT and updated max value for t _{PEDS} Updated Figure 73 and Figure 74 : Changed P _{SCK} to P _{CK} Updated Table 87 : Updated data and description for 12Dh, 12Eh, and 12Fh byte addresses			

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-18
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Go to www.infineon.com/support

Document reference 002-18216 Rev. *W

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.