# MPQ4317



## 45V, 7A, Low I<sub>Q</sub>, Synchronous Step-Down Converter with Frequency Spread Spectrum, AEC-Q100 Qualified

## DESCRIPTION

The MPQ4317 is a configurable-frequency, synchronous, step-down switching regulator with integrated internal high-side and low-side power MOSFETs. It provides up to 7A of highly efficient output current ( $I_{OUT}$ ) with current mode control for fast loop response.

The wide 3.3V to 45V input voltage ( $V_{IN}$ ) range accommodates a variety of step-down applications in automotive input environment. A 1.7µA shutdown mode quiescent current allows use in battery-powered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency ( $f_{SW}$ ) under light-load conditions to reduce switching and gate driver losses.

An open-drain power good signal indicates whether the output is within 95% to 105% of its nominal voltage.

Frequency foldback helps prevent inductor current  $(I_L)$  runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. High duty cycle and low-dropout mode are provided for automotive cold-crank conditions.

The MPQ4317 is available in a QFN-20 (4mmx4mm) package.

## **MPQ4317 FAMILY VERSIONS**

Part Output Number Current		Package Options
MPQ4312	2A	
MPQ4313	3A	
MPQ4314	4A	QFN-20 (4mmx4mm)
MPQ4315	5A	WF <sup>(1)</sup>
MPQ4316	6A	
MPQ4317	7A	

#### Note:

1) WF means wettable flank.

## FEATURES

- Wide 3.3V to 45V Operating V<sub>IN</sub> Range
- 7A Continuous Output Current (I<sub>OUT</sub>)
- 1.7µA Low Shutdown Supply Current
- 18µA Sleep Mode Quiescent Current
- Internal 48mΩ High-Side MOSFET (HS-FET) and 20mΩ Low-Side MOSFET (LS-FET)
- 350kHz to 1000kHz Configurable Switching Frequency (f<sub>SW</sub>) for Car Battery Applications
- Can Be Synchronized to an External Clock
- Out-of-Phase Synchronized Clock Output
- Fixed Output Options: 3.3V, 5V
- Frequency Spread Spectrum (FSS) for Low EMI
- Symmetric V<sub>IN</sub> for Low EMI
- Power Good (PG) Output
- External Soft Start (SS)
- 100ns Minimum On Time
- Selectable Advanced Asynchronous Modulation (AAM) Mode or Forced Continuous Conduction Mode (FCCM)
- Low-Dropout Mode
- Over-Current Protection (OCP) with Hiccup Mode
- Available in a QFN-20 (4mmx4mm) Package
- Available in a Wettable Flank Package
- Available in AEC-Q100 Grade 1


# APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Advanced Driver Assistance Systems (ADAS)
- Industrial Power Systems


All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.




# TYPICAL APPLICATION



**Adjustable-Output Version** 



**Fixed-Output Version** 





## **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating**
MPQ4317GRE-AEC1***			
MPQ4317GRE-33-AEC1***	QFN-20 (4mmx4mm)	See Below	1
MPQ4317GRE-5-AEC1***			

\* For Tape & Reel, add suffix -Z (e.g. MPQ4317GRE-AEC1-Z).

\*\* Moisture Sensitivity Level Rating.

\*\*\* Wettable Flank.


## **TOP MARKING**

MPSYWW MP4317 LLLLLL

E

MPS: MPS prefix Y: Year code WW: Week code MP4317: Part number LLLLLL: Lot number E: Wettable flank

## PACKAGE REFERENCE





## **PIN FUNCTIONS**

Pin #	Name	Description
1	MODE	<b>AAM or FCCM selection pin.</b> Pull this pin high to make the part operate in forced continuous conduction mode (FCCM). Pull it low to make it operate in advanced asynchronous modulation (AAM) mode under light-load conditions. Do not leave this pin floating.
2	SYNCIN	<b>SYNC input.</b> Apply a 350kHz to 1000kHz clock signal to this pin to synchronize the internal oscillator frequency to the external clock. This pin is internally high impedance. Do not float this pin under any circumstances. If used, ensure that the external sync clock has adequate pull-up and pull-down capability. It is recommended to place a $\leq$ 51k $\Omega$ resistor between the pin and GND in case the external sync clock pull-down capability is not strong enough or the pin enters a high-impedance state.
3, 12	VIN	<b>Input supply.</b> VIN supplies power to all of the internal control circuitry and the power MOSFET connected to SW. It is recommended to place a decoupling capacitor connected to ground and close to VIN to minimize switching spikes.
4, 5, 10, 11	PGND	Power ground.
6	BST	<b>Bootstrap.</b> BST is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between BST and SW. See the Application Information section on page 33 to determine the size of this capacitor.
7, 8	SW	Switch node. SW is the output of the internal power MOSFET.
9	EN	<b>Enable.</b> Pull this pin above 1V to turn the MPQ4317 on; pull it below 0.85V to turn the chip off.
13	SYNCO	<b>SYNC output.</b> This pin outputs a clock signal that is 180° out-of-phase with the internal oscillator signal or opposite the clock signal applied at the SYNCIN pin. Float this pin if not used.
14	PG	<b>Power good indicator.</b> This pin has an open-drain output, and a pull-up resistor to power source is required if this pin is used. If the output voltage ( $V_{OUT}$ ) is within 95% to 105% of the nominal voltage, this pin goes high. If $V_{OUT}$ is above 106.5% or below 93% of the nominal voltage, it goes low.
15	NC	Not connected. Float this pin.
16	VCC	<b>Bias supply.</b> This pin supplies 4.9V to the internal control circuitry and gate drivers. Place a decoupling capacitor to ground close to this pin. See the Application Information section on page 33 to determine the size of this capacitor.
17	AGND	Analog ground.
18	FB	<b>Feedback input.</b> For the adjustable-output version of the MPQ4317, connect FB to the center point of the external resistor divider from the output to AGND to set $V_{OUT}$ . The feedback (FB) threshold voltage is 0.815V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces. For the fixed-output version, connect the FB pin directly to the output.
19	SS	<b>Soft start input.</b> Place a capacitor from SS to GND to set the soft-start time. The MPQ4317 sources 13µA from SS to the soft-start capacitor ( $C_{SS}$ ) at start-up. As the SS voltage ( $V_{SS}$ ) rises, the FB threshold voltage increases to limit inrush current during start-up.
20	FREQ	<b>Switching frequency program.</b> Connect a resistor from this pin to ground to set the switching frequency ( $f_{SW}$ ). See the $f_{SW}$ vs. $R_{FREQ}$ curve in the Typical Performance Characteristics (TPC) section on page 15 to set the frequency.



## ABSOLUTE MAXIMUM RATINGS (2)

VIN, EN	0.3V to +50V
SW	$-0.3V$ to $V_{IN(MAX)} + 0.3V$
BST	
All other pins	0.3V to +5.5V
Continuous power dissipa	ation (T <sub>A</sub> = 25°C) <sup>(3) (5)</sup>
QFN-20 (4mmx4mm)	5.4W
Operating junction tempe	rature150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

#### Electrostatic Discharge (ESD) Rating

Human body model (HBM)	±2kV
Charged device model (CDM)	±750V

#### **Recommended Operating Conditions**

#### **Thermal Resistance** $\theta_{JA}$ $\theta_{JC}$

QFN-20	(4mmx4mm)
--------	-----------

JESD51-7 <sup>(4)</sup>	44	9	.°C/W
EVQ4317-R-00A <sup>(5)</sup>	23	2.5	°C/W

#### Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 5) Measured on an MPS standard EVB: 9cmx9cm, 2oz. copper thickness, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values are at  $T_J = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
V <sub>IN</sub> under-voltage lockout (UVLO) rising threshold			2.8	3.0	3.2	V
VIN UVLO falling threshold	INUVLO_FALLING		2.5	2.7	2.9	V
VIN UVLO hysteresis	INUVLO_HYS			280		mV
VCC voltage	Vcc	Ivcc = 0A	4.6	4.9	5.2	V
VCC regulation		lvcc = 30mA		1	4	%
VCC current limit	ILIMIT_VCC	$V_{CC} = 4V$	100			mA
VIN quiescent current	la	FB = 0.85V, no load, (sleep mode)		18	26	μA
N		$\begin{array}{l} \text{MODE} = \text{GND} (\text{AAM}), \text{ switching}, \\ \text{no load}, \text{R}_{\text{FB}\_\text{UP}} = 1M\Omega, \\ \text{R}_{\text{FB}\_\text{DOWN}} = 324 k\Omega \end{array}$		20		μA
V <sub>IN</sub> quiescent current (switching) <sup>(6)</sup>		$\begin{array}{l} \text{MODE} = \text{HIGH} \mbox{ (FCCM)}, \mbox{ switching}, \\ f_{\text{SW}} = 2\text{MHz}, \mbox{ no load} \end{array}$		40		mA
		$\begin{array}{l} \text{MODE} = \text{HIGH}(\text{FCCM}),  \text{switching}, \\ f_{\text{SW}} = 470 \text{kHz},  \text{no load} \end{array}$		9.5		mA
VIN shutdown current	ISHDN	EN = 0V		1.7	3.5	μA
FB reference voltage	Vfb	$V_{IN} = 3.3V$ to 45V, $T_J = 25^{\circ}C$	807	815	823	mV
T D Telefence voltage	$V_{\rm IN} = 3.3 V \text{ to } 45 V$ 7		799	815	831	mV
Output voltage accuracy of	Vout	$T_J = 25^{\circ}C$	3234	3300	3366	mV
MPQ4317-33	V001	3		3300	3399	mV
Output voltage accuracy of	Vout	$T_J = 25^{\circ}C$	4900	5000	5100	mV
MPQ4317-5	001		4850	5000	5150	mV
FB current	I <sub>FB</sub>	V <sub>FB</sub> = 0.85V, adjustable-output version	-50	0	+50	nA
Switching frequency	fsw	$R_{FREQ} = 62k\Omega$	420	470	520	kHz
Switching frequency	ISW	$R_{FREQ} = 26.1 k\Omega$	820	1000	1180	KI IZ
Minimum on time (6)	ton_min			100		ns
Minimum off time (6)	toff_min			80		ns
SYNCIN voltage rising threshold	V <sub>SYNC_RISING</sub>		1.8			V
SYNCIN voltage falling threshold	VSYNC_FALLING				0.4	V
SYNCIN clock range	fsync	External clock	350		1000	kHz
SYNCO high voltage	Vsynco_high	Isynco = -1mA	3.3	4.5		V
SYNCO low voltage	V <sub>SYNCO_LOW</sub>	I <sub>SYNCO</sub> = 1mA			0.4	V
SYNCO phase shift		Tested under SYNCIN		180		deg
High-side (HS) current limit	ILIMIT	Duty cycle = 30%	10	13	16	А
Low-side (LS) valley current limit	ILIMIT_VALLEY		8	10	12	А



## ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40$ °C to +125°C, typical values are at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Zero-current detection (ZCD) current	Izcd	AAM	-0.15	0.1	+0.35	А
LS reverse current limit	ILIMIT_REVERSE	FCCM	2.0	4.5	7.0	А
Switch leakage current	Isw_lkg			0.01	1	μA
HS-FET on resistance	Ron_Hs	V <sub>BST</sub> - V <sub>SW</sub> = 5V		48	80	mΩ
LS-FET on resistance	Ron_ls	$V_{CC} = 5V$		20	40	mΩ
Soft-start current	I <sub>SS</sub>	$V_{SS} = 0V$	8	13	19	μA
EN rising threshold	Ven_rising		0.8	1.0	1.2	V
EN falling threshold	Ven_falling		0.65	0.85	1.05	V
EN hysteresis voltage	Ven_hys			190		mV
MODE rising threshold	VMODE_RISING		1.8			V
MODE falling threshold	VMODE_FALLING				0.4	V
PG rising threshold (VFB /	PGRISING	VFB rising	92%	95%	98%	
V <sub>REF</sub> )	F GRISING	V <sub>FB</sub> falling	102%	105%	108%	Vref
PG falling threshold (VFB /	PG <sub>FALLING</sub>	V <sub>FB</sub> falling	90.5%	93.5%	96.5%	VREF
Vref)	F GFALLING	V <sub>FB</sub> rising	103.5%	106.5%	109.5%	
PG output voltage low	Vpg_low	Isink = 1mA		0.1	0.3	V
PG rising delay	tpg_r_delay			35		μs
PG falling delay	tpg_f_delay			35		μs
Thermal shutdown (6)	T <sub>SD</sub>			170		°C
Thermal shutdown hysteresis <sup>(6)</sup>	T <sub>SD_HYS</sub>			20		°C


#### Note:

6) Derived from bench characterization. Not tested in production.



# **TYPICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.




ev. 1.0 MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.




## TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted.




## TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.







## **TYPICAL PERFORMANCE CHARACTERISTICS**


















MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.










 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 7A, L = 4.7µH <sup>(7)</sup>,  $f_{SW}$  = 410kHz,  $T_A$  = 25°C, unless otherwise noted.<sup>(8)</sup>




























 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 7A$ ,  $L = 4.7\mu H^{(7)}$ ,  $f_{SW} = 410 kHz$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.<sup>(8)</sup>




#### Note:

7) Inductor part number: XAL6060-472MEC. DCR = 15mΩ.

8) The EMC test results are based on the application circuit with EMI filters (see Figure 12).





 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu$ H,  $f_{SW} = 470$ kHz, AAM,  $T_A = 25^{\circ}$ C, unless otherwise noted.






 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu$ H,  $f_{SW} = 470$ kHz, AAM,  $T_A = 25^{\circ}$ C, unless otherwise noted.







10ms/div.

**Shutdown through VIN** Iout = 7A




Start-Up through EN IOUT = 0A, AAM






# Start-Up through EN





 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu$ H,  $f_{SW} = 470$ kHz, AAM,  $T_A = 25^{\circ}$ C, unless otherwise noted.



20ms/div.

CH4: I<sub>L</sub> 10A/div.

CH1: Vsw

10V/div.

CH4: I∟ 10A/div.


CH1: Vsw

10V/div.

20ms/div.




 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu$ H,  $f_{SW} = 470$ kHz, AAM,  $T_A = 25^{\circ}$ C, unless otherwise noted.




100µs/div.



 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 4.7µH,  $f_{SW}$  = 470kHz, AAM,  $T_A$  = 25°C, unless otherwise noted.





**SYNCO Operation** Iout = 7A, SYNC frequency = 350kHz




PG in Start-Up through VIN

SYNCO Operation IOUT = 7A, SYNC frequency = 1000kHz



















 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 4.7µH,  $f_{SW}$  = 470kHz, AAM,  $T_A$  = 25°C, unless otherwise noted.







1ms/div.

















 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu$ H,  $f_{SW} = 470$ kHz, AAM,  $T_A = 25^{\circ}$ C, unless otherwise noted.





# FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram (Adjustable-Output Version)

## FUNCTION BLOCK DIAGRAM (continued)




Figure 2: Functional Block Diagram (Fixed-Output Version)



## TIMING SEQUENCE DIAGRAM




Figure 3: Timing Sequence Diagram



# OPERATION

The MPQ4317 is a synchronous, step-down switching regulator with integrated internal high-side and low-side power MOSFETs (HS-FETs and LS-FETs, respectively). It provides 7A of highly efficient output current ( $I_{OUT}$ ) with current mode control.

It also features wide input voltage ( $V_{IN}$ ) range, programmable switching frequency ( $f_{SW}$ ), external soft start (SS), and precision current limit. Its very low operational quiescent current ( $I_Q$ ) makes it well suited for battery-powered applications.

#### Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4317 operates in a fixed-frequency, peak current control mode to regulate the output voltage ( $V_{OUT}$ ). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on and remains on until its current reaches the value set by the internal COMP voltage ( $V_{COMP}$ ). Once the HS-FET is on, it remains on for at least 100ns.

When the HS-FET is off, the LS-FET turns on immediately and remains on until the next cycle starts. Once the LS-FET is on, it remains on for at least 80ns before next cycle starts.

If the current in the HS-FET does not reach the COMP set current value within one PWM period, then the HS-FET remains on, saving a shutdown operation. If the on time lasts about 10 $\mu$ s, the HS-FET is forced off even though V<sub>COMP</sub> is not reached.

## **Light-Load Operation**

Under light-load conditions, the MPQ4317 can operate in two different modes by setting the MODE pin to a different status (see Figure 4).

When the MODE pin is pulled above 1.8V, the MPQ4317 works in forced continuous conduction mode (FCCM). The part works with a fixed frequency across the no-load to full-load range in this mode. The advantage of FCCM is the controllable frequency and lower output ripple at light loads.

When the MODE pin is pulled below 0.4V, the MPQ4317 works in advanced asynchronous modulation (AAM) mode. AAM is intended to optimize efficiency during light-load and no-load conditions.

When AAM is enabled, the MPQ4317 first enters non-synchronous operation for as long as the inductor current ( $I_L$ ) approaches 0A at light loads. If the load decreases further or there is no load that makes  $V_{COMP}$  decrease to the set value, then the MPQ4317 enters AAM. In AAM, the internal clock resets every time  $V_{COMP}$  crosses over the set value; the crossover time is taken as benchmark of the next clock. When the load increases and  $V_{COMP}$  exceeds the set value, the MPQ4317 operates in discontinuous conduction mode (DCM) or CCM, which has a constant switching frequency.




Figure 4: AAM Mode and FCCM

## Error Amplifier (EA)

The error amplifier (EA) compares the FB voltage ( $V_{FB}$ ) with the internal reference voltage ( $V_{REF}$ , typically 0.815V) and outputs a current proportional to the difference between the two.  $I_{OUT}$  is then used to charge the compensation network to form  $V_{COMP}$ , which is used to control the MOSFET current.

During operation, the minimum  $V_{COMP}$  is clamped to 0.9V, and the maximum  $V_{COMP}$  is clamped to 2.0V. COMP is internally pulled down to GND in shutdown mode.

#### Internal VCC Regulator

Most of the internal circuitry is powered by the internal, 4.9V VCC regulator. This regulator takes  $V_{IN}$  as the input and operates across the full  $V_{IN}$  range. When  $V_{IN}$  is above 4.9V, the VCC voltage ( $V_{CC}$ ) is in full regulation. When  $V_{IN}$  is below 4.9V,  $V_{CC}$  degrades.

#### **Bootstrap Charging**

The bootstrap capacitor ( $C_{BST}$ ) is charged and regulated to about 5V by the dedicated internal bootstrap regulator. When the voltage between the BST and SW nodes falls below its regulation, a PMOS pass transistor connected from VCC to BST turns on to charge  $C_{BST}$ . External circuitry

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. mps.

should provide enough voltage headroom to facilitate the charging. When the HS-FET is on, the BST voltage ( $V_{BST}$ ) exceeds  $V_{CC}$ , so  $C_{BST}$  cannot be charged.

At higher duty cycles, the time period available for bootstrap charging is shorter, so  $C_{BST}$  may not be sufficiently charged. If the external circuit does not have sufficient voltage and time to charge  $C_{BST}$ , additional external circuitry can be used to ensure  $V_{BST}$  is within its normal operation range.

## Low-Dropout Mode and BST Refresh

To improve dropout, the MPQ4317 is designed to operate at close to 100% duty cycle as long as the BST-to-SW-pin voltage is above 2.5V. If the voltage from the BST pin to the SW pin drops below 2.5V, the HS-FET turns off using the undervoltage lockout (UVLO) circuit, which allows the LS-FET to conduct and refresh the charge on  $C_{BST}$ . In DCM or pulse-skip mode (PSM), the LS-FET is forced on to refresh V<sub>BST</sub>.

Since the supply current sourced from  $C_{BST}$  is low, the HS-FET can remain on for more switching cycles than are required to refresh the capacitor, thus making the switching regulator's duty cycle high.

The effective duty cycle during the regulator's dropout period is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side diode, and the PCB resistance.

## Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. The MPQ4317 can be enabled by two methods, described below:

The first is to enable the part via the external logic H/L signal. When EN is pulled below its falling threshold voltage (0.85V), the chip is put into the lowest shutdown current mode. Force this pin above the EN rising threshold voltage (1V) to turn on the part.

The second is the configurable  $V_{IN}$  under-voltage lockout (UVLO) threshold. With a high enough  $V_{IN}$ , the chip can be enabled and disabled via the EN pin. With the internal current source, this circuit can generate a programmable  $V_{IN}$  UVLO and hysteresis (see Figure 5).




Figure 5: Enable Divider Circuit

#### Frequency Programmable and Fold back

The MPQ4317's oscillating frequency can be configured either by an external resistor ( $R_{FREQ}$ ) from the FREQ pin to ground, or by a logic level SYNC signal.

To get the expected  $f_{SW}$ , select the corresponding R<sub>FREQ</sub> value using the fsw vs. R<sub>FREQ</sub> curve (see the Typical Performance Characteristics section on page 15). Note that  $f_{SW}$  will fold back at high input voltages to avoid the minimum on time being triggered and V<sub>OUT</sub> going out of regulation. The recommended  $f_{SW}$  for car battery applications is 350kHz to 1000kHz. Table 1 lists recommended R<sub>FREQ</sub> values for common frequencies. Higher frequencies may be supported for the applications that do not have a critical limit on  $f_{SW}$  or have a relatively low, stable V<sub>IN</sub>.

#### Table 1: Recommended RFREQ for Given fsw

R <sub>FREQ</sub> (kΩ)	fsw (kHz)
86.6	350
80.6	380
75	410
62	470
59	500
54.9	530
49.9	590
45.3	640
41.2	700
37.4	760
34	830
30.9	910
28.7	960
26.1	1000

## **Frequency Spread Spectrum (FSS)**

The MPQ4317 uses a 12kHz modulation frequency with a 128-steps triangular profile to spread the internal oscillator frequency across a 20% ( $\pm$ 10%) window. The steps are fixed, and independent of the setting oscillator frequency to optimize the frequency spread spectrum (FSS) performance (see Figure 6 on page 30).






Figure 6: Spread Spectrum Scheme

Side bands are created by modulating  $f_{SW}$  with the triangle modulation waveform. The emission power of the fundamental  $f_{SW}$  and its harmonics is distributed into smaller pieces. Thus, the peak EMI noise is reduced significantly.

## Soft Start (SS)

The MPQ4317 implements soft start (SS) to prevent the converter's  $V_{OUT}$  from overshooting during start-up.

When the SS period starts, an internal current source begins charging the external soft-start capacitor ( $C_{SS}$ ). When the soft-start voltage ( $V_{SS}$ ) is below the internal  $V_{REF}$ ,  $V_{SS}$  overrides  $V_{REF}$  and the EA uses  $V_{SS}$  as the reference. When  $V_{SS}$  is above  $V_{REF}$ ,  $V_{REF}$  regains control.  $C_{SS}$  can be calculated with Equation (1):

$$C_{SS}(nF) = \frac{t_{SS}(mS) \times I_{SS}(\mu A)}{V_{REF}(V)} = 13.5 \times t_{SS}(mS) \quad (1)$$

The SS pin can be used for tracking and sequencing.

## **Pre-Biased Start-Up**

if  $V_{FB} > V_{SS}$  - 150mV at start-up, the output has pre-biased voltage. Neither the HS-FET or LS-FET turn on until  $V_{SS}$  exceeds  $V_{FB}$ .

## **Thermal Shutdown**

Thermal shutdown is implemented to prevent the chip from thermally running away. When the silicon die temperature exceeds its upper threshold, the power MOSFETs shut down. When the temperature returns to below its lower threshold, the chip is enabled and resumes normal operation.

## **Current Comparator and Current Limit**

The power MOSFET current is accurately sensed via a current-sense MOSFET. It is then fed to the high-speed current comparator for current mode control. The current comparator takes this sensed current as one of its inputs. When the HS-FET is on, the comparator is blanked until the end of the turn-on transition to dodge the sample inductor current noise. Then the comparator compares the MOSFET current with  $V_{COMP}$ . When the sensed current is above  $V_{COMP}$ , the comparator outputs low to turn off the HS-FET. The internal power MOSFET's maximum current is internally limited cycle by cycle.

#### **Hiccup Protection**

When the output is shorted to ground,  $V_{OUT}$  drops below 70% of its nominal output, which causes the IC to shut down momentarily and begin discharging C<sub>SS</sub>. Once C<sub>SS</sub> is fully discharged, the IC restarts with a full SS. This hiccup process repeats until the fault is removed.

## Start-Up and Shutdown

If both VIN and EN exceeds their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer keeps the power MOSFET off for about 50µs to blank any start-up glitches. When the SS block is enabled, it first holds its output low to ensure the remaining circuitries are ready, and then slowly ramps up.

Three events can shut down the chip: EN low,  $V_{IN}$  low, thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering.  $V_{COMP}$  and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.

## Power Good (PG) Output

The MPQ4317 includes an open-drain power good (PG) output that indicates whether the  $V_{OUT}$  is within its normal range. If using this function, a pull-up resistor connected to the power source is required. If  $V_{OUT}$  is within 95% to 105% of the nominal voltage, PG goes high. If  $V_{OUT}$  is above 106.5% or below 93.5% of the nominal voltage, PG goes low.

## SYNCIN and SYNCO

 $f_{SW}$  can be synced to the rising edge of the clock signal applied at SYNCIN. The recommended SYNCIN frequency range is 350kHz to 1000kHz. Ensure that the SYNCIN off time is shorter than the internal oscillator period; otherwise, the



internal clock will turn on the HS-FET before the rising edge of SYNCIN. There is no other limit on the pulse width of SYNCIN, but there is always parasitic capacitance of the pad. So if the pulse width is too short, a clear rising and falling edge may not be seen due to the parasitic capacitance. A pulse longer than 100ns is recommended in applications.

When applying SYNCIN in AAM, drive SYNCIN below its specified threshold (0.4V) or leave SYNCIN floating before the MPQ4317 starts up to enter AAM. An external SYNCIN clock can also be

added. To avoid SYNCIN floating when using this function through an external clock, connect a resistor to GND. Given SYNCIN's drive capability, the resistor is recommended to be between  $10k\Omega$  and  $51k\Omega$ .


The SYNCO pin provides a default 180° phaseshifted clock to the internal oscillator. If there is no external SYNCIN clock, SYNCO can provide a 180° phase-shifted clock compared with the internal clock. If there is an external SYNCIN clock, SYNCO provides a 180° phase-shifted clock compared with the external SYNCIN clock.



## APPLICATION INFORMATION

## Setting the Output Voltage

The external resistor divider connected to FB sets V<sub>OUT</sub> (see Figure 7).



#### Figure 7: Feedback Network

Calculate R<sub>FB2</sub> with Equation (2):

$$R_{FB2} = \frac{R_{FB1}}{\frac{V_{OUT}}{0.815V} - 1}$$
(2)

Table 2 lists the recommended feedback resistor values for common output voltages.

#### **Table 2: Resistor Selection for Common Output** Voltages

	J	
<b>V</b> ουτ <b>(V)</b>	R <sub>FB1</sub> (kΩ)	R <sub>FB2</sub> (kΩ)
3.3	100 (1%)	32.4 (1%)
5	100 (1%)	19.6 (1%)

## Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

For most applications, use a 4.7µF to 10µF capacitor. It is strongly recommended to use another, lower-value capacitor (e.g. 0.1µF) with a small package size (0603) to absorb highfrequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since C<sub>IN</sub> absorbs the input switching current, it requires an adequate ripple current rating. The RMS current  $(I_{CIN})$  in the input capacitor can be estimated with Equation (3):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(3)

The worst-case condition occurs at  $V_{IN} = 2 x$ VOUT, calculated with Equation (4):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
(4)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple ( $\Delta V_{IN}$ ) caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(5)

## Selecting the Output Capacitor

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple ( $\Delta V_{OUT}$ ) can be estimated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}})$$
(6)

Where L is the inductance, and R<sub>ESR</sub> is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple ( $\Delta V_{OUT}$ ) can be estimated with Equation (7):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (7)$$



For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output voltage ripple ( $\Delta V_{OUT}$ ) can be estimated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
(8)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4317 can be optimized for a wide range of capacitances and ESR values.

#### Selecting the Inductor

A 1µH to 10µH inductor with a DC current rating at least 25% greater than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance (L) can then be calculated with Equation (9):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{I}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(9)

Where  $\Delta I_{L}$  is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current ( $I_{LP}$ ) can be calculated with Equation (10):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(10)

#### **VIN UVLO Setting**

The MPQ4317 has an internal, fixed undervoltage lockout (UVLO) threshold. The rising threshold is 3V, while the falling threshold is about 2.7V. For the applications that require a higher UVLO point, an external resistor divider between VIN and EN can be used to achieve a higher equivalent UVLO threshold (see Figure 8).




Figure 8: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (11) and Equation (12), respectively:

$$IN_{UVLO_{RISING}} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN_{RISING}}$$
(11)

$$IN_{\text{UVLO}_{FALLING}} = (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}}) \times V_{\text{EN}_{FALLING}} (12)$$

Where  $V_{EN_{RISING}}$  is 1V, and  $V_{EN_{FALLING}}$  is 0.85V.

#### **External BST Diode and Resistor**

An external BST diode can enhance the efficiency of the regulator when the duty cycle is high. A 2.5V to 5V power supply can be used to power the external bootstrap diode. VCC or  $V_{OUT}$  is recommended to be this power supply in the circuit (see Figure 9).




Figure 9: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended  $C_{BST}$  value is 0.1µF to 1µF. A resistor in series with the BST capacitor ( $R_{BST}$ ) can reduce the SW rising rate and voltage spikes. This helps enhance EMI performance and reduce voltage stress at a high V<sub>IN</sub>. A higher resistance is better for SW spike reduction, but compromises efficiency. As a tradeoff between EMI and efficiency, a ≤20Ω R<sub>BST</sub> is recommended.

#### Selecting the VCC Capacitor

The VCC capacitor should be 10 times greater than the boost capacitor. A VCC capacitor above  $68\mu$ F (nominal) is not recommended.


#### PCB Layout Guidelines (9)

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to achieve better thermal performance. For best results, refer to Figure 10 and follow the guidelines below:


- 1. Place symmetric input capacitors as close to VIN and GND as possible.
- 2. Use a large ground plane to connect directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at GND and VIN have short, direct, and wide traces.
- 5. Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- 6. Keep the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and GND as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors close to the chip to ensure that the trace that connects to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

#### Note:


9) The recommended PCB layout is based on Figure 11 .




**Top Layer** 



Mid-Layer 1




Mid-Layer 2




Bottom Layer Figure 10: Recommended PCB Layout




# **TYPICAL APPLICATION CIRCUITS**











## **TYPICAL APPLICATION CIRCUITS** (continued)





Figure 13: Typical Application Circuit (fsw = 470kHz, Fixed Output)



QFN-20 (4mmx4mm) Wettable Flank


## PACKAGE INFORMATION




TOP VIEW




SIDE VIEW





**SECTION A-A** 




**RECOMMENDED LAND PATTERN** 

#### NOTE:

 THE LEAD SIDE IS WETTABLE.
ALL DIMENSIONS ARE IN MILLIMETERS.
LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-220.
DRAWING IS NOT TO SCALE.



## **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube (10)	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4317GRE-AEC1-Z						
MPQ4317GRE-33-AEC1-Z	QFN-20 (4mmx4mm)	5000	N/A	13in	12mm	8mm
MPQ4317GRE-5-AEC1-Z	(411111,411111)					

Note:

10) N/A indicates "not available" in tubes. For 500-piece tape & reel prototype quantities, please contact the factory. (The order code for a 500-piece partial reel order is "-P". Tape & reel dimensions are the same as the full reel.)



## **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	08/02/2021	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.