# powersafe™

# swissbit<sup>®</sup>

**Product Data Sheet** 

Industrial
2.5" SATA SSD

X-75 P Series
SATA Gen3 - 6.0 Gbit/s, 3D TLC

Commercial and Industrial Temperature Grade

Date: November 18, 2021 Revision: 1.00





# **Contents**

1.	PRODUCT SUMMARY	3
2.	PRODUCT FEATURES	4
3.	ORDERING INFORMATION	5
4.	PRODUCT DESCRIPTION	6
5.	ELECTRICAL INTERFACE	11
6.	PACKAGE MECHANICAL	. 12
7.	ATA COMMANDS	. 13
8.	IDENTIFY DEVICE INFORMATION	. 15
9.	S.M.A.R.T. FUNCTIONALITY	17
10.	PART NUMBER DECODER	. 19
11.	SWISSBIT 2.5" SATA SSD MARKING SPECIFICATION	. 2
12.	REVISION HISTORY	. 22



# X-75 P Series - Industrial 2.5" SATA Solid State Drive 240 GBytes up to 1920 GBytes

# 1. Product Summary

- Capacities: 240 GBytes, 480 GBytes, 960 GBytes, 1920 GBytes
- Form Factor1:
  - o 2.5" SATA Solid State Drive (70 mm x 100 mm x 7 mm)
  - o 7-Pin SATA and 15-Pin Power Connector
- Compliance: SATA Gen3 6 Gbit/s (Gen2 3 Gbit/s and Gen1 1.5 Gbit/s backward compatible)
- Command Sets: Supports ATA/ATAPI-8 and ACS-2
- Performance:
  - Burst Transfer Rate: Up to 600 MBytes/s in SATA Gen3 6.0 Gbit/s
  - Read Performance: Sequential Read up to 560 MBytes/s, Random Read 4K up to 77,700 IOPS
  - Write Performance: Sequential Write up to 500 MBytes/s, Random Write 4K up to 71,400 IOPS
- Operating Temperature Range<sup>2</sup>:
  - Commercial: o °C to 70 °C o Industrial: -40°C to 85 °C
- Storage Temperature Range: -40 °C to 85 °C
- Operating Voltage: 5 V ± 10%
- Power (Max):
  - Read (Active): 1.9 W Write (Active): 2.5 W
  - Idle: 425 mW Partial: 175 mW
- Data Retention: 10 Years @ Life Begin / 1 Year @ Life End
- Endurance in TeraBytes Written (TBW) @ Max Capacity3:
  - Sequential Workload ≥ 6,485
  - Client Workload ≥ 730
  - Enterprise Workload ≥ 1,200
- Shock/Vibration: 1,500 g | 50 g
- High-Performance 32-Bit Processor with Integrated, Parallel Flash Interface Engines:
  - Triple-Level Cell (TLC) 3D NAND Flash
  - LDPC ECC with up to 165 bit correction per 1 KByte page (BCH equivalent)
- High Reliability:

Swissbit AG

Switzerland

Industriestrasse 4

CH-9552 Bronschhofen

- Mean Time Between Failure (MTBF): > 2,000,000 hours
- Data Reliability: < 1 non-recoverable error per 10<sup>16</sup> bits read

<sup>3</sup> According to JEDEC (JESD471), the time to write the full TBW is a minimum of 18 months. Higher average daily data volume reduces the specified TBW. The values listed are estimates and are subject to change without notice.



The verification of the host system and storage device compatibility is the customer's responsibility. Swissbit can provide guidance and support upon request.

Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 110°C (industrial temperature drive) and 95°C (commercial temperature drive) respectively.



### 2. Product Features

- Dynamic and Static Wear Leveling
- Subpage Mode Flash Translation Layer (FTL)
- Active Data Care Management: Adaptive Read Refresh
- Lifetime Enhancements
  - Dynamic Bad Block Remapping
  - o Write Amplification Reduction
- On-Board Power Fail Protection
- TRIM and NCQ Support
- ATA Security Feature Set Support
- **DEVSLP** Compatible
- In-Field Firmware Update<sup>4</sup>
- Enterprise-Grade Self-Monitoring, Analysis, and Reporting Technology (S.M.A.R.T.)
- 30 µinch Gold-Plated Connector (IPC-6012B Class 2 Compliant)
- End-to-End (E2E) Data Protection
- powersafe™ Functionality
- AES256 Encryption (on request)
- TCG OPAL 2.0 Compliant (on request)
- Life Cycle Management
- Controlled "Locked" BOM
- RoHS-6 Compliant
- Swissbit Life Time Monitoring (SBLTM) Tool and SDK for SBLTM (on request)





























# 3. Ordering Information

#### Table 1: Standard Product List

Capacity	Part Number
240 GBytes	SFSA240GQxAK2TA-t-6B-2yB-STD
480 GBytes	SFSA480GQxAK4TA-t-6B-2yB-STD
960 GBytes	SFSA96oGQxAK2TA-t-8C-2yB-STD
1920 GBytes	SFSA1T92QxAK4TA-t-8C-2yB-STD

x = product generation; t = temperature grade; y = firmware revision

#### **Table 2: Available Part Numbers**

Capacity	Commercial Temperature	Industrial Temperature		
240 GBytes SFSA240GQ2AK2TA-C-6B-21B-STD		SFSA240GQ2AK2TA-I-6B-21B-STD		
480 GBytes SFSA480GQ2AK4TA-C-6B-21B-STD		SFSA480GQ2AK4TA-I-6B-21B-STD		
960 GBytes	SFSA960GQ2AK2TA-C-8C-21B-STD	SFSA960GQ2AK2TA-I-8C-21B-STD		
1920 GBytes	SFSA1T92Q2AK4TA-C-8C-21B-STD	SFSA1T92Q2AK4TA-I-8C-21B-STD		



# 4. Product Description

The Swissbit X-75 P Solid State Drive (SSD) leverages the 2.5" SATA industry-standard form factor and connectivity as well as support for AES encryption, E2E security and TCG OPAL standards. Combined with a SATA Gen3 controller and Triple-Level Cell (TLC) 3D NAND flash technology, the X-75 P realizes a robust non-volatile storage solution for today's embedded storage applications. The flash of the smaller capacity drives (≤ 120 GBytes) is managed using a mixture of storage as pseudo Single-Level Cell (pSLC) and TLC. This combination allows smaller drives, with fewer flash channels, to maintain a sufficient balance of endurance and performance. A functional block diagram of the X-75 P SSD is provided below in Figure 1.




Figure 1: X-75 P 2.5" SATA Functional Block Diagram

The X-75 P SSD is a non-volatile memory drive that provides high capacity data storage. It has a standard combined connector for SATA signals (7) and power (15) control. Both connector sections are on the same plane of the connector as specified in the JEDEC specification. The Swissbit 2.5" SATA SSDs provide a 30 µinch gold connector edge to meet or exceed industrial and NetCom industry subsystem compliance requirements. The 2.5" SATA SSDs also provide rugged storage for embedded and industrial systems where performance, data and system reliability, power fail protection and flexibility are important design considerations.

The on-board SATA Gen3 controller manages the interface between the host and the non-volatile NAND flash memory array. The controller is designed to support SATA Gen3 (6 Gbit/s) interface speeds and is fully backward compatible with SATA Gen2 (3 Gbit/s) and SATA Gen1 (1.5 Gbit/s) to enable the broadest possible range of platform compatibility. The controller utilizes a high performance 32-bit RISC CPU, providing an optimum balance between read/write performance, Data Care Management and power fail protection.

Swissbit's X-75 P SSDs deliver an impressive IOPS rate and endurance by combining TLC 3D NAND flash technology with a high-end controller architecture, firmware and an optimized configuration. The SSDs are designed for applications requiring high data transfer rates (see Table 3: Read/Write Performance). This performance is achieved through an on-board DRAM cache and the 4-channel NAND flash controller interface that supports ONFI and Toggle 2 (400 MT/s) interface speeds. In addition, the X-75 P series features Swissbit's proven power fail safety and support for the ATA security feature set, NCQ, TRIM, advanced wear leveling, bad block management and in-field firmware updates.



An on-controller LDPC Error Correction Code (ECC) engine provides the X-75 P hardware ECC, which is capable of correcting up to 165 bits per 1 KByte page (BCH equivalent). This engine, combined with Swissbit's Data Care Management firmware, provides active data management strategies to ensure data integrity and extract the maximum possible endurance and reliability from the NAND flash array. These strategies include, but are not limited to, Global Wear Leveling, Adaptive Read Refresh and Dynamic Block Remapping.

The risk of data loss as a result of an unexpected power fail event is mitigated using a robust sequence of voltage regulators, capacitors and detectors designed to ensure a graceful shutdown of the controller and NAND flash array. The combination of hardware and firmware power fail features prevents the possibility of resident data being corrupted during an unexpected power failure.

The Swissbit X-75 P offers additional powersafe™ functionality. These drives contain an array of holdup capacitors designed to supply voltage to the controller long enough for data hardening to complete. If the voltage drops below a specified threshold, the PFAIL signal is asserted, notifying the controller of the voltage loss. The controller then begins the process of hardening data and switches the power supply to the power manager from the host to the capacitor array. This allows the controller to complete any writes that were in progress at the time of power loss.

#### **Related Documentation**

- Serial ATA International Organization Serial ATA Revision 3.0 (http://www.serialata.org)
- Serial Transport Protocols and Physical Interconnect (ATA/ATAPI-8) (http://www.t13.org)
- Electronic Industries Alliance (<a href="http://www.ecianow.org">http://www.ecianow.org</a>)

### **4.1 Performance Specifications**

The X-75 P read/write sequential and random CDM performance benchmarks are detailed in Table 3.

#### Table 3: Read/Write Performance5

able 5. Reduritment of the management of the man							
Capacity	Sequential Read (MBPS)	Sequential Write (MBPS)	Random Read 4K (IOPS)	Random Write 4K (IOPS)			
240 GBytes	560	140	42,800	34,900			
480 GBytes	560	305	75,200	71,400			
960 GBytes	560	500	77,200	69,600			
1920 GBytes	560	395	77,700	64,300			

#### 4.2 Current Consumption

The drive-level current consumption as a function of operating mode is shown in Table 4.

Table 4: Current Consumption<sup>6</sup>

Capacity	Sequential Read	Sequential Write	Random Read	Random Write	ldle	Partial	Unit
240 GBytes	315	345	315	345	75	20	
480 GBytes	375	420	350	420	75	20	m A
960 GBytes	315	500	300	500	80	25	mΑ
1920 GBytes	325	455	255	455	85	35	

<sup>&</sup>lt;sup>6</sup> All values are the maximum recorded running IOMeter script for Read/Write operations with 1MB transfer size in 1 minute intervals at 25 °C, with nominal supply voltage and SATA transfer rate 6Gb/s.



Page 7 of 22

<sup>&</sup>lt;sup>5</sup> The values are measured using Crystal Disk Mark 6.o.2. Performance depends on flash type and number, file/cluster size, and burst speed.



# 4.3 Environmental Specifications

## 4.3.1 Recommended Operating Conditions

The recommended operating conditions for the X-75 P SSD are provided in Table 5.

Table 5: Recommended Operating Conditions7

iable 5. Recommended operating containers				
Parameter	Value			
Commercial Operating Temperature	o °C to 70 °C			
Industrial Operating Temperature	-40 °C to 85 °C			
Power Supply V <sub>CC</sub> Voltage	5.0 V ± 10%			

### 4.3.2 Recommended Storage Conditions

The recommended storage conditions are listed in Table 6.

**Table 6: Recommended Storage Conditions** 

Parameter	Value		
Commercial Storage Temperature	-40 °C to 85 °C		
Industrial Storage Temperature	-40 °C to 85 °C		

### 4.3.3 Shock, Vibration and Humidity

The maximum shock, vibration and humidity conditions are listed in Table 7.

Table 7: Shock, Vibration and Humidity

Parameter	Value		
Non-Operating Shock	1,500 <i>g</i> , 0.5 ms pulse duration, half-sine wave (IEC 60068-2-27 and JESD22-B110 cond. B)		
Non-Operating Vibration	50 <i>g</i> , 80-2,000 Hz, 3 axes, 12 cycles (IEC 60068-2-6, MIL-STD-883 H Method 2007.3)		
Humidity (Non-Condensing)	85% RH 85 °C, 1000 hrs, max. supply voltage (JESD22-A101B)		

### 4.4 Regulatory Compliance

The X-75 P devices comply with the directives and standards listed in Table 8.

Table 8: Regulatory Compliance

Abbreviation	Regulation/ Standard		
CE - 2014/30/EU EMC FCC - 47 CFR Part 15 UKCA - S.I. 2016 No. 1091 and S.I. 2012 No. 3032			
RoHS 2011/65/EU with 2015/863/EU and 2017/2102/EU			
REACh	1907/2006/EU and 207/2011/EU		
WEEE 2012/19/EU			

Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 110°C (industrial temperature drive) and 95°C (commercial temperature drive) respectively.



# 4.5 Mechanical Specifications

The X-75 P SSD consists of a flash controller and NAND flash memory devices. The controller interfaces with a host system, allowing data to be written to and read from the flash memory array. The SSD has a 7-pin SATA data connector and a 15-pin power connector. Physical dimensions are detailed in Table 9. Figure 3 on page 12 illustrates the X-75 P dimensions.

Table 9: Measured Physical Dimensions

Physical Dimensions				
Length 100.10±0.25				
Width	69.85±0.25	mm		
Thickness	7.00+0.20/-0.50			
Weight (Max Capacity) ≤ 77				

# 4.6 Reliability and Endurance

The Mean Time Between Failure (MTBF) is specified to exceed the value listed in Table 10. Data reliability with effective error tolerance and data retention at the beginning and end of life is also provided.

Table 10: Reliability

Parameter	Value		
MTBF (at 25 °C)	> 2,000,000 hours		
Data Reliability	< 1 Non-Recoverable Error per 10 <sup>16</sup> Bits Read		
Data Retention (up to 40 °C)	10 Years at Start (JESD47), 1 Year at EOL		



Endurance represented as both TeraBytes Written (TBW) and full Drive Writes Per Day (DWPD) for different application scenarios is provided in Table 11.

Table 11: Endurance8,9

Capacity	Sequential		Client		Enterprise	
	TBW	DWPD <sup>10</sup>	TBW	DWPD <sup>10</sup>	TBW	DWPD <sup>10</sup>
240 GBytes	720	2.74	315	1.20	60	0.23
480 GBytes	1,544	2.94	531	1.01	287	0.55
960 GBytes	3,190	3.04	661	0.63	597	0.57
1920 GBytes	6,486	3.09	734	0.35	1,200	0.57

# 4.7 Drive Geometry Specification

The X-75 P drive geometry is set to report industry standard LBA settings per the IDEMA standard (LBA1-03). The values for each capacity are shown in Table 12.

Table 12: Drive Geometry

Raw Capacity		Total LBA	User Addressable Bytes
	User Capacity <sup>11</sup>	Decimal	(Unformatted)
256 GBytes	240 GBytes	468,862,128	240,057,409,536
512 GBytes	480 GBytes	937,703,088	480,103,981,056
1024 GBytes	960 GBytes	1,875,385,008	960,197,124,096
2048 GBytes	1920 GBytes	3,750,748,848	1,920,383,410,176

Client and Enterprise workloads follow the JEDEC JESD219 standard. Enterprise workload values are measured on data storage area and

based on 168 hours of runtime. 1 TByte = 10<sup>12</sup> bytes

According to JEDEC (JESD47I), the time to write the full TBW is a minimum of 18 months. Higher average daily data volume reduces the specified TBW. The values listed are estimates and are subject to change without notice

<sup>&</sup>lt;sup>10</sup> DWPD values are based on a service life of 3 years




# 5. Electrical Interface

The SSD is connected with a standard 7-pin SATA connector and a standard 15-pin power connector as shown in Figure 2. The signal/pin assignments and descriptions are listed in Table 13.

Figure 2: X-75 P 2.5" SATA Electrical Interface

# Front View



# **Bottom View**





Table 13: Pin Assignment, Name and Description


Pin	Signal Name	Description
<b>S</b> 1	SGround	Signal Ground
S2	Α+	+ Differential Device Transmit Signal
S <sub>3</sub>	Α-	– Differential Device Transmit Signal
S4	SGround	Signal Ground
S <sub>5</sub>	B-	- Differential Device Receive Signal
<b>S</b> 6	B+	+ Differential Device Receive Signal
S7	SGround	Signal Ground
P1-P2	3.3V	3.3 V Power (Not Used)
P3	DEVSLP	Device Sleep Signal
P4-P6	GND	Power Ground
P7-P9	5.0V	5.0 V Power Supply Voltage
P10	GND	Power Ground
P11	DASP	Device Activity Signal <sup>12</sup>
P12	GND	Power Ground
P13-P15	12V	12 V Power (Not Used)




# 6. Package Mechanical

Figure 3: 2.5" SATA SSD Dimensions in mm [in]









# 7. ATA Commands

This section provides information on the ATA commands supported by the SSD. The commands are issued to the device by loading the required registers in the command block with the supplied parameter and then writing the command code to the register. For backward compatibility, some commands are implemented as a "no operation". See Table 14 for a list of ATA commands the device supports. For details about setting up the command registers, see the latest ATA Specification.

Table 14: ATA Command Set

Table 14: ATA Command Set		T
Command	Code	Protocol
General Feature Set		
Execute Device Diagnostic	90h	Execute Device Diagnostic
Flush Cache	E7h	Non-data
Identify Device	ECh	PIO data-in
Read DMA	C8h	DMA
Read Multiple	C4h	PIO data-in
Read Sector(s)	20h	PIO data-in
Read Verify Sector(s)	40h or 41h	Non-data
Set Feature	EFh	Non-data
Set Multiple Mode	C6h	Non-data
Write DMA	CAh	DMA
Write Multiple	C5h	PIO data-out
Write Sector(s)	30h	PIO data-out
NOP	ooh	Non-data
Read Buffer	E4h	PIO data-in
Write Buffer	E8h	PIO data-out
Write Buffer DMA	E9h	DMA
Download Microcode	92h	PIO data-out
Download Microcode DMA	93h	DMA
Power Management Feature Set	·	
Check Power Mode	E5h	Non-data
Idle	E3h	Non-data
Idle Immediate	E1h	Non-data
Sleep	E6h	Non-data
Standby	E2h	Non-data
Standby Immediate	Eoh	Non-data
Sanitize Feature Set	·	
Sanitize	B4h	Non-data
Security Mode Feature Set		
Security Set Password	F1h	PIO data-out
Security Unlock	F2h	PIO data-out
Security Erase Prepare	F3h	Non-data
Security Erase Unit	F4h	PIO data-out
Security Freeze Lock	F5h	Non-data
Security Disable Password	F6h	PIO data-out
S.M.A.R.T. Feature Set		
S.M.A.R.T. Disable Operations	Boh	Non-data
S.M.A.R.T. Enable/Disable Autosave	Boh	Non-data
S.M.A.R.T. Enable Operations	Boh	Non-data
S.M.A.R.T. Execute Off-Line Immediate	Boh	Non-data
S.M.A.R.T. Read Data	Boh	PIO data-in
S.M.A.R.T. Read Log	Boh	PIO data-in
S.M.A.R.T. Read Thresholds	Boh	PIO data-in
S.M.A.R.T. Return Status	Boh	Non-data



Command         Code         Protocol           S.M.A.R.T. Save Attribute Values         Boh         Non-data           S.M.A.R.T. Write Log         Boh         PIO data-out           S.M.A.R.T. Write Thresholds         Boh         PIO data-out           Host Protected Area Feature Set         F8h         Non-data           Set Max Address         F9h         Non-data           Set Max Set Password         F9h         PIO data-out           Set Max Lock         F9h         Non-data           Set Max Lock         F9h         Non-data           Set Max Unlock         F9h         PIO data-out           48-Bit Address Feature Set         F9h         PIO data-in           Read Sector(§) Ext         24h         PIO data-in           Read Sector(§) Ext         24h         PIO data-in           Read Log Ext         27h         PIO data-in           Read Multiple Ext         29h         PIO data-in           Read Multiple Ext         29h         PIO data-in           Rea			וועכנושכ
S.M.A.R.T. Write Log	Command	Code	Protocol
S.M.A.R.T. Write Thresholds Boh PIO data-out  Host Protected Area Feature Set  Read Native Max Address F8h Non-data  Set Max Address F9h Non-data  Set Max Set Password F9h PIO data-out  Set Max Lock F9h Non-data  Set Max Inock F9h Non-data  Set Max Inock F9h Non-data  Set Max Inock F9h PIO data-out  48-Bit Address Feature Set  Flush Cache Ext F1h Non-data  Read Sector(s) Ext P1h PIO data-in  Read Max Ext P1h PIO data-in  Read Log Ext P1h PIO data-in  Read Log DMA Ext P1h DMA  Read Multiple Ext P1h Non-data  Read Verify Sector(s) Ext P1h Non-data  Set Max Address Ext P1h Non-data  Set Max Address Ext P1h Non-data  Read Verify Sector(s) Ext P1h Non-data  Set Max Address Ext P1h P1D Address	S.M.A.R.T. Save Attribute Values	Boh	Non-data
Read Native Max Address Fathur Set  Read Native Max Address Fathur Set Set Max Set Password Fath Non-data  Set Max Freeze Lock Fath Non-data  Set Max Freeze Lock Fath Non-data  Set Max Inlock Fathur Set  Fathur Non-data  Set Max Inlock Fathur Set  Fathur Non-data  Read Sector(s) Ext Eath Non-data  Read Sector(s) Ext Password Pathur Set  Read DMA Ext Password Pathur Set  Read Log DMA Ext Password Pathur Set  Read Log DMA Ext Password Pathur Set  Read Native Max Address Ext Pathur Pathu	S.M.A.R.T. Write Log	Boh	PIO data-out
Read Native Max Address   F8h   Non-data   Set Max Address   F9h   Non-data   Set Max Set Password   F9h   P10 data-out   Set Max Lock   F9h   Non-data   Set Max Lock   F9h   Non-data   Set Max Unlock   F9h   P10 data-out   48-Bit Address Feature Set   Fish Cache Ext   EAh   Non-data   Read Sector(s) Ext   24h   P10 data-in   Read DMA Ext   25h   DMA   Read Log Ext   27h   P10 data-in   Read Log DMA Ext   47h   DMA   Read Native Max Address Ext   29h   P10 data-in   Read Native Max Address Ext   27h   Non-data   Read Verify Sector(s) Ext   37h   Non-data   Read Verify Sector(s) Ext   37h   Non-data   Read Verify Sector(s) Ext   37h   Non-data   Read Verify DMA Ext   35h   DMA   Write DMA Ext   35h   DMA   Write DMA Ext   39h   P10 data-out   Write Multiple Ext   39h   P10 data-out   Write Sector(s) Ext   42h   Non-data   Write DMA Ext   39h   P10 data-out   Write DMA Ext   39h   P10 data-out   Write Sector(s) Ext   49h   P10 data-out   Write Sector(s) Ext   49h   P10 data-out   Write Sector(s) Ext   39h   P10 data-out   Write Sector(s) Ext   39h   P10 data-out   Write Sector(s) Ext   59h   DMA   Write Send DMA   59h   DMA   Write Send DMA   59h   DMA   Write Send Receive DMA   59h   DMA   Write Sector(s) Ext   59h   DMA   Write	S.M.A.R.T. Write Thresholds	Boh	PIO data-out
Set Max Address     F9h     Non-data       Set Max Lock     F9h     PIO data-out       Set Max Freeze Lock     F9h     Non-data       Set Max Freeze Lock     F9h     Non-data       Set Max Unlock     F9h     PIO data-out       48-Bit Address Feature Set     F9h     PIO data-in       Flush Cache Ext     EAh     Non-data       Read Sector(s) Ext     24h     PIO data-in       Read DMA Ext     25h     DMA       Read Log DMA Ext     47h     DMA       Read Log DMA Ext     29h     PIO data-in       Read Wultiple Ext     29h     PIO data-in       Read Verify Sector(s) Ext     42h     Non-data       Set Max Address Ext     27h     Non-data       Set Max Address Ext     37h     Non-data       Write DMA Ext     35h     DMA       Write DMA Ext     35h     DMA       Write DMA FUA Ext     39h     PIO data-out       Write Multiple Ext     39h     PIO data-out       Write Multiple EVA Ext     34h     PIO data-out       Write Sector(s) Ext     34h     PIO data-out       Write Sector(s) Ext     34h     PIO data-out       Trusted Send     5Eh     PIO data-out       Trusted Send     5Eh     PIO	Host Protected Area Feature Set		
Set Max Set Password         F9h         PIO data-out           Set Max Lock         F9h         Non-data           Set Max Freeze Lock         F9h         Non-data           Set Max Unlock         F9h         PIO data-out           48-Bit Address Feature Set         Filiush Cache Ext         EAh         Non-data           Read Sector(s) Ext         24h         PIO data-in           Read DMA Ext         25h         DMA           Read Log Ext         27h         PIO data-in           Read Log DMA Ext         27h         DMA           Read Multiple Ext         29h         PIO data-in           Read Native Max Address Ext         27h         Non-data           Read Verify Sector(s) Ext         42h         Non-data           Read Verify Sector(s) Ext         42h         Non-data           Write DMA Ext         35h         DMA           Write DMA Ext         35h         DMA           Write DMA FUA Ext         35h         DMA           Write Multiple Ext         39h         PIO data-out           Write Multiple Ext         39h         PIO data-out           Write Multiple FUA Ext         CEh         PIO data-out           Write PDMA Queued         <	Read Native Max Address	F8h	Non-data
Set Max Lock     F9h     Non-data       Set Max Inlock     F9h     Non-data       Set Max Unlock     F9h     PIO data-out       48-Bit Address Feature Set       Flush Cache Ext     EAh     Non-data       Read Sector(s) Ext     24h     PIO data-in       Read DMA Ext     25h     DMA       Read Log Ext     2Fh     PIO data-in       Read Log DMA Ext     47h     DMA       Read Multiple Ext     29h     PIO data-in       Read Waltiple Ext     29h     Non-data       Read Verify Sector(s) Ext     42h     Non-data       Read Verify Sector(s) Ext     42h     Non-data       Write DMA FUA Ext     35h     DMA       Write DMA FUA Ext     35h     DMA       Write Multiple Ext     39h     PIO data-out       Write Multiple FUA Ext     CEh     PIO data-out       Write Sector(s) Ext     34h     PIO data-out       Write Sector(s) Ext     35h     DMA Qu	Set Max Address	F9h	Non-data
Set Max Freeze Lock     F9h     Non-data       Set Max Unlock     F9h     PIO data-out       48-Bit Address Feature Set       Flush Cache Ext     EAh     Non-data       Read Sector(s) Ext     24h     PIO data-in       Read DMA Ext     25h     DMA       Read Log Ext     2Fh     PIO data-in       Read Log DMA Ext     29h     PIO data-in       Read Multiple Ext     29h     PIO data-in       Read Native Max Address Ext     27h     Non-data       Read Verify Sector(s) Ext     42h     Non-data       Set Max Address Ext     37h     Non-data       Write DMA Ext     35h     DMA       Write DMA FUA Ext     30h     DMA       Write Multiple Ext     39h     PIO data-out       Write Multiple FUA Ext     CEh     PIO data-out       Write Sector(s) Ext     34h     PIO data-out       Write Sector(s) Ext     34h     PIO data-out       NCQ Feature Set     34h     PIO data-out       Read FPDMA Queued     60h     DMA Queued       Write FPDMA Queued     60h     DMA Queued       Trusted Send     5Eh     PIO data-out       Trusted Send DMA     5Fh     DMA       Trusted Receive DMA     5Dh     DMA	Set Max Set Password	F9h	PIO data-out
Set Max Unlock F9h P10 data-out  48-Bit Address Feature Set  Flush Cache Ext EAh Non-data Read Sector(s) Ext 24h P10 data-in Read DMA Ext 25h DMA Read Log Ext 47h DMA Read Log Ext 29h P10 data-in Read Log DMA Ext 29h P10 data-in Read Wiltiple Ext 29h P10 data-in Read Wiltiple Ext 29h P10 data-in Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA Ext 35h DMA Write DMA Ext 39h P10 data-out Write DMA Ext 39h P10 data-out Write Multiple Ext 39h P10 data-out Write Multiple FUA Ext CEh P10 data-out Write Sector(s) Ext 34h P10 data-out Write PDMA Queued 60h DMA Queued  Trusted Send 55h P10 data-out Trusted Send 55h P10 data-out Trusted Send DMA Trusted Receive 56h P10 data-in Trusted Receive 57h DMA Trusted Receive 58h Non-data  Trusted Receive 59h DMA Trusted Receive 50h DMA	Set Max Lock	F9h	Non-data
### Address Feature Set Flush Cache Ext Read Sector(s) Ext Read DMA Ext Read DMA Ext Read Log Ext Read Log Ext Read Multiple Ext Read Multiple Ext Read Write Set Read Verify Sector(s) Ext Read Write DMA Ext Roman Hultiple Ext Read Write DMA Ext Read Native Max Address Ext Read Verify Sector(s) Ext Read Flust Read Receive Flusted Send Flusted Send Flusted Send Flusted Send Flusted Receive Flus	Set Max Freeze Lock	F9h	Non-data
Flush Cache Ext  Read Sector(s) Ext  Read Sector(s) Ext  Read DMA Ext  Read Log Ext  Read Log Ext  Read Log DMA Ext  Read Log DMA Ext  Read Multiple Ext  Read Non-data  Read Verify Sector(s) Ext  Read Verify Sector(s) Ext  Read Non-data  Set Max Address Ext  Read Verify Sector(s) Ext  Read Non-data  Set Max Address Ext  Read Verify Sector(s) Ext  Read Verify Sector(s) Ext  Read PDMA Ext  Read FUNA Ext  Read FUNA Ext  Read Population  Read Read Verify Sector(s) Ext  Read Read Verify Sector(s) Ext  Read FUNA Ext  Read FUNA Ext  Read FUNA Queued  Read Verify Sector(s) Ext  Read FUNA Queued  Read FUNA Queued  Read Verify Sector(s) Ext  Read FUNA Queued  Read FUNA Q	Set Max Unlock	F9h	PIO data-out
Read Sector(s) Ext  Read DMA Ext  Read DMA Ext  Read Log Ext  Read Log DMA Ext  Read Log DMA Ext  Read Log DMA Ext  Read Log DMA Ext  Read Multiple Ext  Read Native Max Address Ext  Read Verify Sector(s) Ext  Read Verify Sector(s) Ext  Read Write DMA Ext  Read Write DMA Ext  Read Write DMA Ext  Read Verify Sector(s) Ext  Read FMA FUA Ext  Read FMA FUA Ext  Read Write Multiple Ext  Read Write Multiple FVA Ext  Read FPDMA Queued  Read FPD	48-Bit Address Feature Set		
Read DMA Ext 25h DMA Read Log Ext 2Fh PIO data-in Read Log DMA Ext 47h DMA Read Multiple Ext 29h PIO data-in Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 35h DMA Write DMA FUA Ext 39h PIO data-out Write Multiple Ext 39h PIO data-out Write Multiple FUA Ext CEh PIO data-out Write Sector(s) Ext 34h PIO data-out Write FPDMA Queued 60h DMA Queued Write FPDMA Queued 61h DMA Queued Trusted Trusted Send DMA 5Fh DMA Trusted Send DMA 5Fh DMA Trusted Receive DMA 5Dh DMA Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data  Others Data Set Management 06h DMA	Flush Cache Ext	EAh	Non-data
Read Log Ext 2Fh PIO data-in Read Log DMA Ext 47h DMA Read Multiple Ext 29h PIO data-in Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 35h DMA Write DMA FUA Ext 39h PIO data-out Write Multiple Ext 39h PIO data-out Write Sector(s) Ext 34h PIO data-out NCQ Feature Set Read FPDMA Queued 60h DMA Queued Write FPDMA Queued 60h DMA Queued Trusted Send DMA 5Fh DMA Trusted Send DMA 5Fh DMA Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data Others Data Set Management 06h DMA	Read Sector(s) Ext	24h	PIO data-in
Read Log DMA Ext 29h PIO data-in Read Multiple Ext 29h Non-data Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 35h DMA Write DMA FUA Ext 39h PIO data-out Write Multiple Ext 39h PIO data-out Write Sector(s) Ext 34h PIO data-out NCQ Feature Set Read FPDMA Queued 60h DMA Queued Write FPDMA Queued 60h DMA Queued Trusted Send DMA 5Fh DMA Trusted Send DMA 5Fh DMA Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data Others Data Set Management 06h DMA	Read DMA Ext	25h	DMA
Read Multiple Ext 29h Pl0 data-in Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 39h Pl0 data-out Write Multiple Ext 39h Pl0 data-out Write Multiple FUA Ext CEh Pl0 data-out Write Sector(s) Ext 34h Pl0 data-out Write Sector(s) Ext 34h Pl0 data-out  NCQ Feature Set Read FPDMA Queued 60h DMA Queued Write FPDMA Queued 60h DMA Queued  Trusted Trusted Send 5Eh Pl0 data-out Trusted Send DMA 5Fh DMA  Trusted Receive DMA 5Dh DMA  Trusted Receive DMA 5Dh DMA  Trusted (Non-Data) 5Bh Non-data  Others Data Set Management 06h DMA	Read Log Ext	2Fh	PIO data-in
Read Native Max Address Ext27hNon-dataRead Verify Sector(s) Ext42hNon-dataSet Max Address Ext37hNon-dataWrite DMA Ext35hDMAWrite DMA FUA Ext3DhDMAWrite Multiple Ext39hPl0 data-outWrite Multiple FUA ExtCEhPl0 data-outWrite Sector(s) Ext34hPl0 data-outNCQ Feature SetRead FPDMA Queued60hDMA QueuedWrite FPDMA Queued61hDMA QueuedTrustedTrusted Send5EhPl0 data-outTrusted Send DMA5FhDMATrusted Receive5ChPl0 data-inTrusted Receive DMA5DhDMATrusted (Non-Data)5BhNon-dataOthersDMAData Set Management06hDMA	Read Log DMA Ext	47h	DMA
Read Verify Sector(s) Ext 42h Non-data  Set Max Address Ext 37h Non-data  Write DMA Ext 35h DMA  Write DMA FUA Ext 30h DMA  Write DMA FUA Ext 39h PIO data-out  Write Multiple Ext CEh PIO data-out  Write Sector(s) Ext 34h PIO data-out  NCQ Feature Set  Read FPDMA Queued 60h DMA Queued  Write FPDMA Queued 61h DMA Queued  Trusted  Trusted Send 5Eh PIO data-out  Trusted Send DMA 5Fh DMA  Trusted Receive 5Ch PIO data-in  Trusted Receive DMA 5Dh DMA  Trusted (Non-Data) 5Bh Non-data  Others  Data Set Management 06h DMA	Read Multiple Ext	29h	PIO data-in
Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 30h DMA Write Multiple Ext 39h PIO data-out Write Multiple FUA Ext CEh PIO data-out Write Sector(s) Ext 34h PIO data-out Write Sector(s) Ext 34h PIO data-out  NCQ Feature Set Read FPDMA Queued 60h DMA Queued Write FPDMA Queued 61h DMA Queued Trusted  Trusted Send 5Eh PIO data-out  Trusted Send DMA 5Fh DMA Trusted Receive 5Ch PIO data-in Trusted Receive DMA Trusted (Non-Data) 5Bh Non-data Others Data Set Management 06h DMA	Read Native Max Address Ext	27h	Non-data
Write DMA FUA Ext  35h  Write DMA FUA Ext  39h  PIO data-out  Write Multiple Ext  Write Sector(s) Ext  Read FPDMA Queued  Write FPDMA Queued  Write FPDMA Queued  Trusted  Trusted Send  Trusted Send  Trusted Receive  Trusted Receive DMA  Trusted (Non-Data)  DMA  35h  DMA  DMA  DMA  DMA  DMA  DMA  DMA  DM	Read Verify Sector(s) Ext	42h	Non-data
Write DMA FUA Ext  3Dh DMA Write Multiple Ext Write Multiple FUA Ext Write Sector(s) Ext Write Sector(s) Ext Bread FPDMA Queued Write FPDMA Queued Write FPDMA Queued Trusted Trusted Send Trusted Send Trusted Send DMA Trusted Receive DMA Trusted Receive DMA Trusted Receive DMA Trusted (Non-Data) DMA	Set Max Address Ext	37h	Non-data
Write Multiple Ext  Write Multiple FUA Ext  CEh  PlO data-out  Write Sector(s) Ext  34h  PlO data-out  NCQ Feature Set  Read FPDMA Queued  66h  DMA Queued  Write FPDMA Queued  61h  DMA Queued  Trusted  Trusted Send  Trusted Send  Trusted Send  Trusted Receive  5Ch  PlO data-out  Trusted Receive  DMA  Trusted Receive DMA  Trusted (Non-Data)  Others  Data Set Management  Other  DMA  PlO data-out  DMA  PlO data-out  DMA  DMA  DMA  DMA  DMA  DMA  DMA  DM	Write DMA Ext	35h	DMA
Write Multiple FUA Ext  Write Sector(s) Ext  MCQ Feature Set  Read FPDMA Queued  Mrite	Write DMA FUA Ext	3Dh	DMA
Write Sector(s) Ext  NCQ Feature Set  Read FPDMA Queued  Write FPDMA Queued  Write FPDMA Queued  Trusted  Trusted Send  Trusted Send  Trusted Send DMA  Trusted Send DMA  Trusted Receive  Trusted Receive DMA  Trusted (Non-Data)  Data Set Management  Tousted Set Management  Trusted Send DMA  DMA  PIO data-out  DMA Queued  DMA  DMA  DMA  DMA  DMA  DMA  DMA  DM	Write Multiple Ext	39h	PIO data-out
Read FPDMA Queued 6oh DMA Queued Write FPDMA Queued 61h DMA Queued  Trusted  Trusted Send 5Eh PIO data-out Trusted Send DMA 5Fh DMA  Trusted Receive 5Ch PIO data-in  Trusted Receive DMA 5Dh DMA  Trusted (Non-Data) 5Bh Non-data  Others  Data Set Management 06h DMA	Write Multiple FUA Ext	CEh	PIO data-out
Read FPDMA Queued  Write FPDMA Queued  60h  DMA Queued  Trusted  Trusted Send  5Eh  PIO data-out  Trusted Send DMA  5Fh  DMA  Trusted Receive  5Ch  PIO data-in  Trusted Receive DMA  Trusted (Non-Data)  5Bh  Non-data  Others  Data Set Management  60h  DMA Queued	Write Sector(s) Ext	34h	PIO data-out
Write FPDMA Queued  Trusted  Trusted Send  Trusted Send DMA  Trusted Receive  5Eh PIO data-out  5Fh DMA  Trusted Receive  5Ch PIO data-in  Trusted Receive DMA  5Dh DMA  Trusted (Non-Data)  5Bh Non-data  Others  Data Set Management  61h DMA Queued  DMA Queued  DMA  PIO data-out  DMA  FID DMA  FROM DMA  DMA  DMA  DMA  DMA  DMA	NCQ Feature Set		•
Trusted Send 5Eh PIO data-out Trusted Send DMA 5Fh DMA Trusted Receive 5Ch PIO data-in Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data  Others Data Set Management 06h DMA	Read FPDMA Queued	6oh	DMA Queued
Trusted Send DMA 5Fh DMA  Trusted Receive 5Ch PIO data-in  Trusted Receive DMA 5Dh DMA  Trusted (Non-Data) 5Bh Non-data  Others  Data Set Management 06h DMA	Write FPDMA Queued	61h	DMA Queued
Trusted Send DMA  Trusted Receive  5Ch  PIO data-in  Trusted Receive DMA  5Dh  DMA  Trusted (Non-Data)  5Bh  Non-data  Others  Data Set Management  66h  DMA	Trusted		•
Trusted Receive 5Ch PIO data-in  Trusted Receive DMA 5Dh DMA  Trusted (Non-Data) 5Bh Non-data  Others  Data Set Management 06h DMA	Trusted Send	5Eh	PIO data-out
Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data  Others Data Set Management 06h DMA	Trusted Send DMA	5Fh	DMA
Trusted (Non-Data) 5Bh Non-data  Others  Data Set Management 06h DMA	Trusted Receive	5Ch	PIO data-in
Others     Data Set Management     DMA	Trusted Receive DMA	5Dh	DMA
Data Set Management 06h DMA	Trusted (Non-Data)	5Bh	Non-data
	Others		
Seek 70h-7Fh Non-data	Data Set Management	o6h	DMA
	Seek	70h-7Fh	Non-data



# 8. Identify Device Information

Table 15 describes the 512 bytes of data the drive returns for the Identify Device command (ECh).

Table 15: Identify Device Information

Word(s)	Default Value	Total Bytes	Data Field Type Information
0	0040h*	2	Standard configuration (fixed)
1	3FFFh	2	Default number of cylinders
2	C837h	2	Specific configuration
3	0010h	2	Default number of heads
4-5	ooooh	4	Obsolete
6	003Fh	2	Default number of sectors per track
7-8	ooooh	4	Number of sectors per drive (Word 7 = MSW, Word 8 = LSW)
9	ooooh	2	Obsolete
10-19	XXXX*	20	Serial number in ASCII (right-justified)
20-22	ooooh	6	Obsolete
23-26	XXXX*	8	Firmware revision in ASCII (big-endian byte order in Word)
27-46	XXXX*	40	Model number in ASCII (left-justified)
47	8010h	2	Maximum number of sectors on Read/Write Multiple command
48	0400h	2	Trusted Computing feature set
49	2Fooh*	2	Standby timer, DMA, LBA, IORDY supported
50	4000h	2	Capabilities
<u> </u>	ooooh	2	PIO data transfer cycle timing mode o
52	ooooh	2	Obsolete
53	0007h*	2	Words 88 and 64-70 valid
54	3FFFh	2	Current numbers of cylinders
55	0010h	2	Current numbers of heads
56	003Fh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in LBAs (Word 57 = LSW, Word 58 = MSW)
59	B110h*	2	Sanitize and multiple sector setting (host changeable)
60-61	XXXXh	4	Total number of sectors addressable in LBA mode
62	0000h	2	Obsolete
63	0007h*	2	Multiword DMA transfer support modes 2, 1 and 0
64	0003h	2	Advanced PIO modes supported
65	0078h*	2	Minimum Multiword DMA transfer cycle time per Word
66	0078h*	2	Recommended Multiword DMA transfer cycle time
67	0078h*	2	Minimum PIO transfer cycle time without flow control
68	0078h*	2	Minimum PIO transfer cycle time with IORDY flow control
69	4D30h	2	CFast support
	0000h	10	Reserved
70-74 75	000011 001Fh	10	Queue depth
75 76	+		SATA capabilities
	850Eh 0086h	2	Additional SATA capabilities
77	008611 017Ch	2	
78	0040h*	2	SATA feature support SATA features enabled (host changeable)
79	t	2	
80	07FCh	2	Major revision  Minor revision
81	FFFFh	2	MILIOI LEAIZIOII
82-84	746Bh* 7701h* 6163h*	6	Features/command sets supported
85-87	7469h* B401h* 6163h*	6	Features/command sets enabled (host changeable)
88	407F*	2	UDMA mode supported



Word(s)	Default Value	Total Bytes	Data Field Type Information
89	0002h*	2	Time for security erase unit completion
90	0001h*	4	Time for enhanced security erase completion
91	ooFEh	2	Power Management
92	FFFEh*	2	Master password revision code
93-99	0000h*	14	Reserved
100-103	XXXXh	8	Max user LBA48 address feature set
104	ooooh	2	Reserved
105	ooo8h	2	Maximum number of 512-bytes blocks per Data Set Management command
106	4000h	2	Sector size
107-118	ooooh	24	Reserved (WWN)
119-120	401Ch 401Ch	4	Command set supported settings Command set features enabled (may change in operation)
121-127	ooooh	14	Reserved
128	0021h*	2	Security status (may change in operation)
129-159	XXXXh	62	"Swissbit SSD"
160	84Boh*	2	Power requirement
161	8203h	2	CFast configuration
162	ooooh	2	Management schemes
163	ooooh	2	CF IDE Timing
164	ooooh	2	CF Timing
165	8080h	2	CFast Operating Temperature Range
166-167	ooooh	4	Reserved
168	0003h	2	Form Factor
169	0001h	2	Data Set Management supported
170-205	XXXXh	72	Reserved
206	oo3Dh	2	SCT Command Transport
207-208	ooooh	4	Reserved
209	0400h	2	Logical block alignment
210-216	ooooh	14	Reserved
217	0001h*	2	Nominal media rotation rate: Solid State Device
218-221	ooooh	8	Reserved
222	10FFh	2	Transport major revision
223-233	ooooh	22	Reserved
234	0002h	2	Minimum number of 512-byte units per segmented download
235	0400h	2	Maximum number of 512-byte units per segmented download
236-254	ooooh	38	Reserved
255	XXXXh	2	Integrity Word

<sup>\*</sup> Standard values for full functionality are listed. Values depend on device configuration.



# 9. S.M.A.R.T. Functionality

The X-75 P SSD fully supports the ATA Specification for Self-Monitoring, Analysis and Reporting Technology (S.M.A.R.T.).

## 9.1 S.M.A.R.T. Subcommands

Table 16 lists the supported S.M.A.R.T. subcommands and the Features register values. The device aborts any S.M.A.R.T. subcommands with Features register values not listed in Table 16.

Table 16: S.M.A.R.T. Features Supported

Features	Operation
Doh	S.M.A.R.T. Read Data
D1h	S.M.A.R.T. Read Attribute Thresholds
D2h	S.M.A.R.T. Enable/Disable Autosave
D3h	S.M.A.R.T. Save Attribute Values
D4h	S.M.A.R.T. Execute Off-Line Immediate
D5h	S.M.A.R.T. Read Log
D6h	S.M.A.R.T. Write Log
D8h	S.M.A.R.T. Enable Operations
D9h	S.M.A.R.T. Disable Operations
DAh	S.M.A.R.T. Return Status

### 9.2 S.M.A.R.T. Read Data

When the drive receives the S.M.A.R.T. Read Data subcommand, it returns one sector (512 bytes) of data. See Table 17 for the data structure of this sector.

Table 17: S.M.A.R.T. Data Structure

Byte(s)	Value	Description
0-1	0100h	S.M.A.R.T. structure version
2-361	XXXXh	Attribute entries 1 to 30 (see Table 18)
362	ooh	Off-line data collection status (no off-line data collection started)
363	ooh	Self-test execution status byte (self-test completed)
364-365	ooooh	Total time, in seconds, to complete off-line data collection
366	ooh	Vendor specific
367	ooh	Off-line data collection capability (no off-line data collection)
368-369	0003h	S.M.A.R.T. capabilities
370	o1h	Error logging capability
371	ooh	Vendor specific
372	o1h	Short self-test routine recommended polling time, in minutes
373	o2h	Extended self-test routine recommended polling time, in minutes
374	o1h	Conveyance self-test routine recommended polling time, in minutes
375-510	XXXXh	Reserved (vendor specific)
511	XXh	Data structure checksum

# 9.3 S.M.A.R.T. Attribute Entry Structure

Each attribute entry consists of 12 bytes. See Table 18 for the data structure of each entry.

Table 18: Attribute Entry

Byte(s)	Value	Description
0	XXh	Attribute ID (see Table 19)
1-2	XXXXh	Flags (little-endian)
3	XXh	Attribute value as a percentage
4	XXh	Worst value as a percentage
5-11	XXXXh	Raw value (little-endian)



# 9.4 S.M.A.R.T. Attributes


The X-75 P drives support the S.M.A.R.T. attributes listed in Table 19.

Table 19: S.M.A.R.T. Attributes

lable is	J: 3.M.A.K.	Table 19: S.M.A.R.T. Attributes						
ID	Threshold	Attribute	Description					
0X01	0	Read Error Rate	CRC Error count/total LBAs read					
0X05	0	Reallocated Sectors Count	Total number of runtime bad blocks (physical blocks)					
0x09	0	Power On Hours	Total number of hours the device has had power applied since the date of manufacturer					
охоС	0	Power Cycle Count	Total number of power cycles the device encountered					
0X10	1	Average Erase Count (pSLC)	Average Erase Count on pSLC blocks (raw capacities $\leq$ 128 GBytes only); Average Erase Count on system blocks (raw capacities $\geq$ 256 GBytes)					
0X11	0	Rated Erase Count (pSLC)	Rated Erase Count on pSLC blocks (raw capacities ≤ 128 GBytes); Rated Erase Count on system blocks (raw capacities ≥ 256 GBytes)					
oxAo	0	Uncorrectable Sector Count On Line	Read/Write Uncorrectable Sector Count					
oxA1	0	Spare Block Count	Number of available spare blocks					
oxA3	0	Number of Initial Invalid Blocks	Number of initial invalid blocks					
oxA4	0	Total Erase Count	Total Erase Count on all blocks					
oxA5	0	Maximum Erase Count	Maximum Erase Count on a single block					
oxA6	0	Minimum Erase Count	Minimum Erase Count on a single block					
oxA7	0	Average Erase Count	Average Erase Count on data storage blocks					
oxA8	0	Rated Erase Count	Rated Erase Count on data storage blocks					
oxA9	0	Power On Uncorrectable Error Count	Number of uncorrectable errors encountered during a power up event					
oxAF	1	Power Loss Protection Holdup Cap Health	The status of the powersafe™ functionality after power up; the value of bit 31 (most significant bit) indicates the status; if 1, the voltage level is too low; if 0, the capacitors are fully charged					
0xC1	0	Dynamic Remaps	Total number of remap operations					
0xC2	0	Temperature	On-chip temperature sensor value (degrees Celsius)					
oxC3	0	Flash ECC recovered	Total number of times the device required the read-retry process to recover data					
oxC6	0	Reported Uncorrectable Errors	Total uncorrectable count when off-line					
oxC7	0	SATA PHY CRC Error Count	Host Interface CRC Error					
oxD7	0	TRIM Count	Total number of times the host has issued the TRIM command					
oxE7	25	Life Remaining	Percentage of flash life remaining based on the number of spare blocks remaining					
oxEB	0	Total Flash LBAs Written	Total number of flash sectors written (in 512-byte increments)					
oxED	0	Total Flash LBAs Written, Expanded	Total number of flash sectors written, expanded (in 512-byte increments)					
oxF1	0	Total Host LBAs Written	Total number of host sectors written (in 512-byte increments)					
0xF2	0	Total Host LBAs Read	Total number of host sectors read (in 512-byte increments)					
0xF3	0	Total Host LBAs Written, Expanded	The upper 5 bytes of the total number of host sectors written (in 512-byte increments)					
0xF4	0	Total Host LBAs Read, Expanded	The upper 5 bytes of the total number of host sectors read (in 512-byte increments)					
oxF8	1	SSD Remaining Life	Percent of flash life remaining based upon the number of P/E cycles consumed					



# 10. Part Number Decoder



## 10.1 Manufacturer

Swissbit code	S
---------------	---

### 10.2 Memory Type

Flash	F	
-------	---	--

### 10.3 Product Type

## 10.4 Density

240 GBytes	240G
480 GBytes	480G
960 GBytes	960G
1920 GBytes	1T92

### 10.5 Platform

2.5" SA	ATA SSD	Q

## 10.6 Product Generation

# 10.7 Memory Organization

	_
x8	Δ

# 10.8 Technology

X-75 P Series	К

# 10.9 Number of Flash Chips

1 Flash	1
2 Flash	2
4 Flash	4
8 Flash	8

#### 10.10 Flash Code



# 10.11 Temperature Option

Commercial Temperature Range: o °C to 70 °C	С
Industrial Temperature Range: -40 °C to 85 °C	1

# 10.12 Die Classification

3D TLC MONO (single die package)	5
3D TLC DDP (dual die package)	6
3D TLC QDP (quad die package)	7
3D TLC ODP (octal die package)	8

# 10.13 Pin Mode

	TSOP	BGA
Single nCE and Single R/nB	S	Α
Dual nCE and Dual R/nB	Т	В
Quad nCE and Quad R/nB	U	С
Octal nCE and Octal R/nB	*	V
Sexdec nCE & Sexdec R/nB	*	W

<sup>\*</sup>Not Available

# 10.14 Drive configuration XYZ

#### X = Type

Drive Mode	PI0	DMA support	Х
Fix	Yes	Yes	2

#### Y = Firmware Revision

FW Revision	Υ
SBR13108	1

#### Z = Feature

Feature	Z
Powersafe	В

# 10.15 Option

Standard	STD
----------	-----



# 11. Swissbit 2.5" SATA SSD Marking Specification


# 11.1 Top View

Figure 4: X-75 P top view



#### 11.2 Print on the label

Figure 5: X-75 P label details





# 12. Revision History

**Table 20: Document Revision History** 

Date	Revision	Description	Revision Details
16-Jun-2021	0.90	Preliminary draft.	-
6-Jul-2021	0.91	Updated performance and endurance.	Doc. req. no. 4800
18-Nov-2021	1.00	Updated performance and current measurements.	Doc. req. no. 5145

#### Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 2022 SWISSBIT AG All rights reserved.