



Product Change Notification / SYST-06AUDA206

Date:

10-May-2022

Product Category:

8-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - ATtiny3216/3217 Silicon Errata and Data Sheet Clarification Document Revision

Affected CPNs:

[SYST-06AUDA206_Affected_CPN_05102022.pdf](#)

[SYST-06AUDA206_Affected_CPN_05102022.csv](#)

Notification Text:

SYST-06AUDA206

Microchip has released a new Product Documents for the ATtiny3216/3217 Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [ATtiny3216/3217 Silicon Errata and Data Sheet Clarification](#).

Notification Status: Final

Description of Change:

Updated errata:

1) Device: 2.2.1. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values

Added errata:

1) CCL: 2.4.3. The CCL Must be Disabled to Change the Configuration of a Single LUT

2) NVMCTRL: 2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register

3) TCA: 2.7.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode

4) TCB: 2.8.3. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

5) TCD:

- 2.9.1. Asynchronous Input Events Not Working When TCD Counter Prescaler is Used

- 2.9.2. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used

6) USART

- 2.10.4. Full Range Duty Cycle Not Supported When Validating LIN Sync Field

- 2.10.5. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

- 2.10.6. Receiver Non-Functional after Detection of Inconsistent Synchronization Field

Added data sheet clarifications:

- 1) Memories: 3.1.1. Fuses - Factory Default Values
- 2) SLPCTRL: 3.2.1. Sleep Mode Activity Overview
- 3) USART: 3.3.1. TXDATA Buffer

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 10 May 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

[ATtiny3216/3217 Silicon Errata and Data Sheet Clarification](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

ATTINY3216-SF

ATTINY3216-SFR

ATTINY3216-SN

ATTINY3216-SNR

ATTINY3217-MF

ATTINY3217-MFR

ATTINY3217-MN

ATTINY3217-MNR



ATtiny3216/3217

Silicon Errata and Data Sheet Clarifications

The ATtiny3216/3217 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002205), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the ATtiny3216/3217 devices.

Notes:

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002205) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

1. Silicon Issue Summary

Legend

- Erratum is not applicable.
- X Erratum is applicable.

| Peripheral | Short Description | Valid for Silicon Revision | |
|------------|--|----------------------------|--------|
| | | Rev. A | Rev. C |
| Device | 2.2.1. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values | X | X |
| ADC | 2.3.2. ADC Functionality Cannot be Ensured with CLKADC Above 1.5 MHz and a Setting of 25% Duty Cycle | X | X |
| | 2.3.3. ADC Performance Degrades with CLKADC Above 1.5 MHz and VDD < 2.7V | X | X |
| | 2.3.4. One Extra Measurement Performed After Disabling ADC Free-Running Mode | X | X |
| CCL | 2.4.1. Connecting LUTs in Linked Mode Requires OUTEN Set to '1' | X | - |
| | 2.4.2. D-latch is Not Functional | X | - |
| | 2.4.3. The CCL Must be Disabled to Change the Configuration of a Single LUT | X | X |
| NVMCTRL | 2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register | X | X |
| RTC | 2.6.2. Disabling the RTC Stops the PIT | X | - |
| TCA | 2.7.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode | X | X |
| TCB | 2.8.1. Minimum Event Duration Must Exceed the Selected Clock Period | X | X |
| | 2.8.2. The TCA Restart Command Does Not Force a Restart of TCB | X | X |
| | 2.8.3. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode | X | X |
| TCD | 2.9.1. Asynchronous Input Events Not Working When TCD Counter Prescaler is Used | X | X |
| | 2.9.2. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used | X | X |
| USART | 2.10.1. TXD Pin Override Not Released When Disabling the Transmitter | X | X |
| | 2.10.2. Frame Error on a Previous Message May Cause False Start Bit Detection | X | - |
| | 2.10.3. Open-Drain Mode Does Not Work When TXD is Configured as Output | X | X |
| | 2.10.4. Full Range Duty Cycle Not Supported When Validating LIN Sync Field | X | - |
| | 2.10.5. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode | - | X |
| | 2.10.6. Receiver Non-Functional after Detection of Inconsistent Synchronization Field | - | X |

The following silicon revision was never released to production: **Rev. B**

2. Silicon Errata Issues

2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

2.2 Device

2.2.1 Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values

Writing the OSCLOCK fuse in FUSE.OSCCFG to '1' prevents the automatic loading of calibration values from the signature row. The device will run with an uncalibrated OSC20M oscillator.

Work around

Do not use OSCLOCK for locking the oscillator calibration value. The oscillator calibration value can be locked by writing LOCKEN in CLKCTRL.MCLKLOCK to '1' when using the OSC20M oscillator as the Main Clock source.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.3 ADC - Analog-to-Digital Converter

2.3.1 Pending Event Stuck When Disabling the ADC

If the ADC is disabled during an event-triggered conversion, the event will not be cleared.

Work Around

Clear ADC.EVCTRL.STARTEI and wait for the conversion to complete before disabling the ADC.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.3.2 ADC Functionality Cannot be Ensured with CLK_{ADC} Above 1.5 MHz and a Setting of 25% Duty Cycle

The ADC functionality cannot be ensured if CLK_{ADC} > 1.5 MHz with ADCn.CALIB.DUTYCYC set to '1'.

Work Around

If ADC is operated with CLK_{ADC} > 1.5 MHz, ADCn.CALIB.DUTYCYC must be set to '0' (50% duty cycle).

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
|--------|--------|

| | |
|---|---|
| X | X |
|---|---|

2.3.3 ADC Performance Degrades with CLK_{ADC} Above 1.5 MHz and V_{DD} < 2.7V

The ADC INL performance degrades if CLK_{ADC} > 1.5 MHz and ADCn.CALIB.DUTYCYC set to '0' for V_{DD} < 2.7V.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.3.4 One Extra Measurement Performed After Disabling ADC Free-Running Mode

The ADC may perform one additional measurement after clearing ADCn.CTRLA.FREERUN.

Work Around

Write ADCn.CTRLA.ENABLE to '0' to stop the Free-Running mode immediately.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.4 CCL - Configurable Custom Logic

2.4.1 Connecting LUTs in Linked Mode Requires OUTEN Set to '1'

Connecting the LUTs in linked mode requires LUTn.CTRLA.OUTEN set to '1' for the LUT providing the input source.

Work Around

Use an event channel to link the LUTs, or do not use the corresponding I/O pin for other purposes.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.4.2 D-latch is Not Functional

The CCL D-latch is not functional.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.4.3 The CCL Must be Disabled to Change the Configuration of a Single LUT

To reconfigure a LUT, the CCL peripheral must first be disabled (write ENABLE in CCL.CTRLA to '0'). Writing ENABLE to '0' will disable all the LUTs, and affects the LUTs not under reconfiguration.

Work Around

None

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.5 NVMCTRL - Nonvolatile Memory Controller

2.5.1 Wrong Reset Value of NVMCTRL.CTRLA Register

In some cases, the reset value of NVMCTRL.CTRLA will not be '0x00'. Even reserved bits can be read as '1' after Reset.

Work Around

Ignore the initial value.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.6 RTC - Real-Time Counter

2.6.1 Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler

Any write to the RTC.CTRLA register resets the 15-bit prescaler resulting in a longer period on the current count or period.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.6.2 Disabling the RTC Stops the PIT

Writing RTC.CTRLA.RTCEN to '0' will stop the PIT.

Writing RTC.PITCTRLA.PITEN to '0' will stop the RTC.

Work Around

Do not disable the RTC or the PIT if any of the modules are used.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.7 TCA - Timer/Counter A**2.7.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode**

When the TCA is configured to the NORMAL or FRQ mode (WGMODE in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the direction to default. The default is counting upwards.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.8 TCB - Timer/Counter B**2.8.1 Minimum Event Duration Must Exceed the Selected Clock Period**

Event detection will fail if TCBn receives an input event with a high/low period shorter than the period of the selected clock source (CLKSEL in TCBn.CTRLA). This applies to the TCB modes (CNTMODE in TCBn.CTRLB) *Time-Out Check* and *Input Capture Frequency and Pulse-Width Measurement*.

Work Around

Ensure that the high/low period of input events is equal to or longer than the selected clock source (CLKSEL in TCBn.CTRLA) period.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.8.2 The TCA Restart Command Does Not Force a Restart of TCB

The TCA restart command does not force restarting the TCB when TCB is running in SYNCUPD mode. TCB is restarted only after a TCA OVF.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.8.3 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

Work Around

Use 16-bit register access. Refer to the data sheet for further information.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.9 TCD - Timer/Counter D

2.9.1 Asynchronous Input Events Not Working When TCD Counter Prescaler is Used

When configuring the TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is '0x2') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from '0x0' events can be missed.

Work Around

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not '0x2') if the input events are longer than one CLK_TCD_CNT cycle.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.9.2 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0x7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0x0') or Dual Slope mode is used (WGMode in TCDn.CTRLB is '0x3').

Work Around

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from '0' and do not use Dual Slope mode (WGMode in TCDn.CTRLB is not '0x3').

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.10 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

2.10.1 TXD Pin Override Not Released When Disabling the Transmitter

The USART will not release the TXD pin override if:

- The USART transmitter is disabled by writing the TXEN bit in USART.CTRLB to '0' while the USART receiver is disabled (RXEN in USART.CTRLB is '0')
- Both the USART transmitter and receiver are disabled at the same time by writing the TXEN and RXEN bits in USART.CTRLB to '0'

Work Around

There are two possible work arounds:

- Make sure the receiver is enabled (RXEN in USART.CTRLB is '1') while disabling the transmitter (writing TXEN in USART.CTRLB to '0')
- Writing to any register in the USART after disabling the transmitter will start the USART for long enough to release the pin override of the TXD pin

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.10.2 Frame Error on a Previous Message May Cause False Start Bit Detection

A false start bit detection will trigger if receiving a frame with RXDATAH.FERR set and reading the RXDATAL before the RxD line goes high.

Work Around

Wait for the RXD pin to go high before reading RXDATA by, for instance, polling the bit in PORTn.IN where the RXD pin is located.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.10.3 Open-Drain Mode Does Not Work When TXD is Configured as Output

When the USART TXD pin is configured as an output, it can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

Work Around

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | X |

2.10.4 Full Range Duty Cycle Not Supported When Validating LIN Sync Field

For the LIN sync field, the USART validates each bit to be within $\pm 15\%$ instead of the time between falling edges as described in the LIN specification, which allows a minimum duty cycle of 43.5% and a maximum duty cycle of 57.5%.

Work Around

None.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| X | - |

2.10.5 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

Work Around

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| - | X |

2.10.6 Receiver Non-Functional after Detection of Inconsistent Synchronization Field

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set.

The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud mode (GENAUTO) or LIN Constrained Auto-Baud mode (LINAUTO), and the received synchronization frame does not conform to the conditions as described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

Work Around

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

Affected Silicon Revisions

| Rev. A | Rev. C |
|--------|--------|
| - | X |

3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002205).

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 Memories

3.1.1 Fuses - Factory Default Values

A clarification has been made for the *Fuse Description* section concerning the fuse default values. The data sheet refers to these values as reset values when they should have been given as factory-programmed values. Also, they are given in both hexadecimal and binary values, which contradicts each other.

The following sentence has been added to each sub-section of the *Fuse Description* section.

The default value given in this fuse description is the factory-programmed value and should not be mistaken for the Reset value.

The table below lists the reset values given by the data sheet and the actual factory-programmed default values.

| Fuse | Stated Reset Value in Data Sheet | | Actual Factory Default on Device | |
|---------|----------------------------------|------------|----------------------------------|------------|
| | Hexadecimal | Binary | Hexadecimal | Binary |
| WDTCFG | - | `b00000000 | 0x00 | `b00000000 |
| BODCFG | - | `b00000000 | 0x00 | `b00000000 |
| OSCCFG | - | `b0XXXXX10 | 0x02 | `b00000010 |
| TCD0CFG | - | `b00000000 | 0x00 | `b00000000 |
| SYSCFG0 | 0xC4 | `b11X101X0 | 0xF6 | `b11110110 |
| SYSCFG1 | - | `bXXXXX111 | 0x07 | `b00000111 |
| APPEND | - | `b00000000 | 0x00 | `b00000000 |
| BOOTEND | - | `b00000000 | 0x00 | `b00000000 |
| LOCKBIT | - | `b00000000 | 0xC5 | `b11000101 |

3.2 SLPCTRL - Sleep Controller

3.2.1 Sleep Mode Activity Overview

A clarification has been made to Table 11-1 *Sleep Mode Activity Overview*, where the single table has been split into three separate tables for clarity. Functional changes are shown in **bold**.

Table 3-1. Sleep Mode Activity Overview for Peripherals

| Peripheral | Active in Sleep Mode | | |
|------------|----------------------|------------------|------------------|
| | Idle | Standby | Power-Down |
| CPU | - | - | - |
| RTC | X | X ⁽¹⁾ | X ⁽²⁾ |
| WDT | X | X | X |
| BOD | X | X | X |

|continued | | | |
|-----------------------|----------------------|------------------|------------|
| Peripheral | Active in Sleep Mode | | |
| | Idle | Standby | Power-Down |
| EVSYS | X | X | X |
| CCL | X | X ⁽¹⁾ | - |
| ACn | | | |
| ADCn/PTC | | | |
| TCBn | | | |
| All other peripherals | X | - | - |

Notes:

1. Set the RUNSTBY bit of the corresponding peripheral to enter the active state.
2. PIT only.

Table 3-2. Sleep Mode Activity Overview for Clock Sources

| Clock Source | Active in Sleep Mode | | |
|-------------------------------------|----------------------|------------------------|------------------|
| | Idle | Standby | Power-Down |
| Main clock source | X | X ⁽¹⁾ | - |
| RTC clock source | X | X ⁽¹⁾ | X ⁽²⁾ |
| WDT oscillator | X | X | X |
| BOD oscillator⁽³⁾ | X | X | X |
| CCL clock source | X | X⁽¹⁾ | - |

Notes:

1. Set the RUNSTBY bit of the corresponding peripheral to enter the active state.
2. PIT only.
3. **The BOD oscillator runs only in Sampled mode.**

Table 3-3. Sleep Mode Wake-Up Sources

| Wake-Up Sources | Active in Sleep Mode | | |
|---------------------------------|----------------------|------------------------|------------------|
| | Idle | Standby | Power-Down |
| PORT Pin Interrupt | X | X | X ⁽¹⁾ |
| BOD VLM interrupt | X | X | X |
| RTC interrupts | X | X ⁽²⁾ | X ⁽³⁾ |
| TWIn Address Match interrupt | X | X | X |
| USARTn Start-of-Frame interrupt | - | X | - |
| TCBn interrupts | X | X⁽²⁾ | - |
| ADCn/PTC interrupts | X | X ⁽²⁾ | - |
| ACn interrupts | X | X⁽⁴⁾ | - |
| All other interrupts | X | - | - |

Notes:


1. Configure the I/O pin according to *Asynchronous Sensing Pin Properties* in the PORT section.
2. The RUNSTBY bit of the corresponding peripheral must be set to enter the active state.
3. PIT only.
4. When the RUNSTDBY bit is set, the AC will operate without updating its Status register or triggering interrupts. If another peripheral has requested CLK_PER, the AC will use the clock to update the Status register and trigger interrupts.

3.3 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

3.3.1 TXDATA Buffer

The block diagram is missing that USART TX is double-buffered from Figure 25-1 in the data sheet. The figure below shows the added **TX Buffer**.

Figure 3-1. Block Diagram



The following text is changed in the *Overview* section:

The transmitter consists of a **two-level** write buffer.

The following text is changed in the *Data Transmission* section:

The data transmission is initiated by loading the **Transmit Data (USARTn.TXDATAL and USARTn.TXDATAH)** registers with the data to be sent. The data in the **Transmit Data registers** are moved to the **TX Buffer** once emptied and then to the Shift register once it is empty and ready to send a new frame.

4. Document Revision History

Note: The document revision is independent of the silicon revision.

4.1 Revision History

| Doc Rev. | Date | Comments |
|----------|---------|---|
| B | 05/2022 | <p>Updated errata:</p> <ul style="list-style-type: none"> Device: 2.2.1. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values <p>Added errata:</p> <ul style="list-style-type: none"> CCL: 2.4.3. The CCL Must be Disabled to Change the Configuration of a Single LUT NVMCTRL: 2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register TCA: 2.7.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode TCB: 2.8.3. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode TCD: <ul style="list-style-type: none"> 2.9.1. Asynchronous Input Events Not Working When TCD Counter Prescaler is Used 2.9.2. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used USART <ul style="list-style-type: none"> 2.10.4. Full Range Duty Cycle Not Supported When Validating LIN Sync Field 2.10.5. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode 2.10.6. Receiver Non-Functional after Detection of Inconsistent Synchronization Field <p>Added data sheet clarifications:</p> <ul style="list-style-type: none"> Memories: 3.1.1. Fuses - Factory Default Values SLPCTRL: 3.2.1. Sleep Mode Activity Overview USART: 3.3.1. TXDATA Buffer |

|continued | | |
|----------------|---------|--|
| Doc Rev. | Date | Comments |
| A | 05/2020 | <ul style="list-style-type: none"> Initial document release <p>The content of the document has been restructured from:</p> <ul style="list-style-type: none"> ATtiny1614 Silicon Errata and Data Sheet Clarification ATtiny1616/3216 Silicon Errata and Data Sheet Clarification ATtiny1617/3217 Silicon Errata and Data Sheet Clarification <p>to:</p> <ul style="list-style-type: none"> ATtiny1614/1616/1617 Silicon Errata and Data Sheet Clarification ATtiny3216/3217 Silicon Errata and Data Sheet Clarification (this document) <p>Refer to 4.2. Appendix - Obsolete Revision History for further details.</p> <p>The following items are referring to changes between the latest revisions of the obsolete documents and this document:</p> <ul style="list-style-type: none"> Added erratas: <ul style="list-style-type: none"> Device: <i>Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values</i> USART: <i>Open-Drain Mode Does Not Work When TXD is Configured as Output</i> Removed erratas not applicable for ATtiny3216/3217 <ul style="list-style-type: none"> AC <ul style="list-style-type: none"> <i>AC Interrupt Flag Not Set Unless Interrupt is Enabled</i> <i>False Triggers May Occur Under Certain Conditions</i> <i>False Triggering When Sweeping Negative Input of the AC When the Low-Power Mode is Disabled</i> ADC <ul style="list-style-type: none"> <i>SAMPDLY and ASDV Does Not Work Together With SAMPLEN</i> <i>ADC Interrupt Flags Cleared When Reading RESH</i> <i>Changing ADC Control Bits During Free-Running Mode not Working</i> <i>Changing ADC Control Bits During Free-Running Mode not Working</i> <i>ADC Wake-Up with WCOMP</i> TCB <ul style="list-style-type: none"> <i>The TCB Interrupt Flag is Cleared When Reading CCMPH</i> <i>TCB Input Capture Frequency and Pulse-Width Measurement Mode Not Working with Prescaled Clock</i> TCD <ul style="list-style-type: none"> <i>TCD Event Output Lines May Give False Events</i> <i>TCD Auto-Update Not Working</i> TWI <ul style="list-style-type: none"> <i>TIMEOUT Bits in the TWI.MCTRLB Register are Not Accessible</i> <i>TWI Master Mode Wrongly Detects the Start Bit as a Stop Bit</i> <i>TWI Smart Mode Gives Extra Clock Pulse</i> <i>The TWI Master Enable Quick Command is Not Accessible</i> USART <ul style="list-style-type: none"> <i>Full Range Duty Cycle Not Supported When Validating LIN Sync Field</i> Removed data sheet clarifications, as the corresponding data sheet has been updated with correct information |

4.2 Appendix - Obsolete Revision History

Notes: Due to document structure change from pin organized documents, the following obsolete document revision history is provided as reference.

- ATtiny1616/3216 Silicon Errata and Data Sheet Clarification (DS40002120B)
- ATtiny1617/3217 Silicon Errata and Data Sheet Clarification (DS40002121B)

4.2.1 Obsolete Document DS40002120

| Doc Rev. | Date | Comments |
|----------|---------|--|
| B | 10/2019 | <ul style="list-style-type: none">• Updated document template• The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten• Added clarifications to ADC, AC and PTC electrical characteristics |
| A | 06/2019 | <ul style="list-style-type: none">• Initial document release |

4.2.2 Obsolete Document DS40002121

| Doc Rev. | Date | Comments |
|----------|---------|--|
| B | 10/2019 | <ul style="list-style-type: none">• Updated document template• The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten• Added clarifications to ADC, AC and PTC electrical characteristics |
| A | 06/2019 | <ul style="list-style-type: none">• Initial document release |

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICTail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0227-9

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|--|--|---|---|
| Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com | Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040 | India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 | Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 |