FEATURES
- Dual DACs with 12-Bit Resolution
- SO-8 Package
- Rail-to-Rail Output Amplifiers
  - 3V Operation (LTC1446L): $I_{CC} = 650\mu A$ Typ
  - 5V Operation (LTC1446): $I_{CC} = 1000\mu A$ Typ
- Internal Reference
- Power-On Reset
- 3-Wire Cascadable Serial Interface
- Maximum DNL Error: 0.5LSB
- Low Cost

APPLICATIONS
- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Cellular Telephones

DESCRIPTION
The LTC®1446/1446L are the world’s only dual 12-bit digital-to-analog converters (DACs) available in an SO-8 package. They are complete with a rail-to-rail voltage output amplifier, an internal reference and an easy-to-use 3-wire cascadable serial interface.

The LTC1446 has an internal reference and a full-scale output of 4.095V. It operates from a single 4.5V to 5.5V supply.

The LTC1446L has an internal reference and a full-scale output of 2.5V. It operates from a single supply of 2.7V to 5.5V.

The low power supply current makes the LTC1446 family ideal for battery-powered applications. These DACs are available in space saving 8-pin SO and PDIP packages. This, along with operation with no external components, makes this family the smallest 12-bit D/A system available today.

*LTC and LT are registered trademarks of Linear Technology Corporation.*

TYPICAL APPLICATION

Functional Block Diagram: Dual 12-Bit Rail-to-Rail DAC

Differential Nonlinearity vs Input Code

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
**LTC1446/LTC1446L**

**ABSOLUTE MAXIMUM RATINGS**

- VCC to GND: –0.5 to 7.5V
- TTL Input Voltage: –0.5 to 7.5V
- VOUTA/VOUTB: –0.5V to VCC + 0.5V
- Operating Temperature:
  - LTC1446C/LTC1446LC: 0°C to 70°C
  - LTC1446I/LTC1446LI: –40°C to 85°C
- Maximum Junction Temperature:
  - Plastic Package: –65°C to 125°C
- Storage Temperature Range: –65°C to 150°C
- Lead Temperature (Soldering, 10 sec): 300°C

**PACKAGE/ORDER INFORMATION**

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>ORDER PART NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC1446CN8</td>
<td>LTC1446CS8</td>
</tr>
<tr>
<td>LTC1446N8</td>
<td>LTC1446IS8</td>
</tr>
<tr>
<td>LTC1446LCN8</td>
<td>LTC1446LCS8</td>
</tr>
<tr>
<td>LTC1446LIN8</td>
<td>LTC1446LIS8</td>
</tr>
</tbody>
</table>

Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS**

VCC = 4.5V to 5.5V (LTC1446), 2.7V to 5.5V (LTC1446L), VOUTA and VOUTB unloaded, TA = TMIN to TMAX, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC</td>
<td>Resolution</td>
<td>●</td>
<td>12</td>
<td></td>
<td></td>
<td>Bits</td>
</tr>
<tr>
<td>DNL</td>
<td>Differential Nonlinearity</td>
<td>Guaranteed Monotonic (Note 1)</td>
<td>●</td>
<td>±0.2</td>
<td>±0.5</td>
<td>LSB</td>
</tr>
<tr>
<td>INL</td>
<td>Integral Nonlinearity</td>
<td>TA = 25°C</td>
<td>●</td>
<td>±2.0</td>
<td>4.5</td>
<td>LSB</td>
</tr>
<tr>
<td>ZSE</td>
<td>Zero-Scale Error</td>
<td>●</td>
<td>0</td>
<td>3</td>
<td>18</td>
<td>mV</td>
</tr>
<tr>
<td>VOS</td>
<td>Offset Error</td>
<td>●</td>
<td>±2</td>
<td>±18</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VOS TC</td>
<td>Offset Error Tempco</td>
<td>●</td>
<td>±15</td>
<td></td>
<td>μV/°C</td>
<td></td>
</tr>
<tr>
<td>VFS</td>
<td>Full-Scale Voltage</td>
<td>LTC1446, TA = 25°C</td>
<td>●</td>
<td>4.065</td>
<td>4.095</td>
<td>4.125</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC1446L, TA = 25°C</td>
<td>●</td>
<td>4.045</td>
<td>4.095</td>
<td>4.145</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC1446L</td>
<td>●</td>
<td>2.500</td>
<td></td>
<td>2.500</td>
</tr>
<tr>
<td>VFS TC</td>
<td>Full-Scale Voltage Tempco</td>
<td>LTC1446C, LTC1446I</td>
<td>±0.1</td>
<td></td>
<td></td>
<td>LSB/°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC1446LC, LTC1446LI</td>
<td>±0.1</td>
<td></td>
<td></td>
<td>LSB/°C</td>
</tr>
</tbody>
</table>

**Power Supply (LTC1446)**

- VCC: Positive Supply Voltage
  - For Specified Performance: ● | 4.5 | 5.5 | V
- ICC: Supply Current
  - 4.5 ≤ VCC ≤ 5.5V (Note 4): ● | 500 | 1000 | 1500 | μA

**Power Supply (LTC1446L)**

- VCC: Positive Supply Voltage
  - For Specified Performance: ● | 2.7 | 5.5 | V
- ICC: Supply Current
  - 2.7V ≤ VCC ≤ 5.5V (Note 4): ● | 650 |       | μA
# ELECTRICAL CHARACTERISTICS

$V_{CC} = 4.5V$ to $5.5V$ (LTC1446), $2.7V$ to $5.5V$ (LTC1446L), $V_{OUTA}$ and $V_{OUTB}$ unloaded, $T_A = T_{MIN}$ to $T_{MAX}$, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Amp DC Performance</td>
<td>Short-Circuit Current Low</td>
<td>$V_{OUT}$ Shorted to GND</td>
<td>●</td>
<td>55</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Short-Circuit Current High</td>
<td>$V_{OUT}$ Shorted to $V_{CC}$</td>
<td>●</td>
<td>70</td>
<td>120</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Output Impedance to GND</td>
<td>Input Code = 0</td>
<td>●</td>
<td>40</td>
<td>120</td>
<td>Ω</td>
</tr>
</tbody>
</table>

## AC Performance

- **Voltage Output Slew Rate**
  - Conditions: (Note 2) | ● | 0.5 | 1 | V/µs |
- **Voltage Output Settling Time**
  - Conditions: (Notes 2, 3) to ±0.5LSB | 14 | µs |

$V_{CC} = 5V$ (LTC1446), $V_{CC} = 3V$ (LTC1446L), $T_A = T_{MIN}$ to $T_{MAX}$, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LTC1446 MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>LTC1446L MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital I/O</td>
<td>$V_{IH}$</td>
<td>Digital Input High Voltage</td>
<td>●</td>
<td>2.4</td>
<td>2</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{IL}$</td>
<td>Digital Input Low Voltage</td>
<td>●</td>
<td>0.8</td>
<td>0.6</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{OH}$</td>
<td>Digital Output High Voltage</td>
<td>●</td>
<td>$V_{CC} - 1.0$</td>
<td>$V_{CC} - 0.7$</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{OL}$</td>
<td>Digital Output Low Voltage</td>
<td>●</td>
<td>0.4</td>
<td>0.4</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$I_{LEAK}$</td>
<td>Digital Input Leakage</td>
<td>●</td>
<td>±10</td>
<td>±10</td>
<td>µA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{IN}$</td>
<td>Digital Input Capacitance</td>
<td>Guaranteed by Design</td>
<td>●</td>
<td>10</td>
<td>10</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Switching

- **$t_1$** $D_{IN}$ Valid to CLK Setup | ● | 40 | 60 | ns |
- **$t_2$** $D_{IN}$ Valid to CLK Hold | ● | 0 | 0 | ns |
- **$t_3$** CLK High Time | ● | 40 | 60 | ns |
- **$t_4$** CLK Low Time | ● | 40 | 60 | ns |
- **$t_5$** $C{\bar S}/LD$ Pulse Width | ● | 50 | 80 | ns |
- **$t_6$** LSB CLK to $C{\bar S}/LD$ | ● | 40 | 60 | ns |
- **$t_7$** $C{\bar S}/LD$ Low to CLK | ● | 20 | 30 | ns |
- **$t_8$** $D_{OUT}$ Output Delay | $C_{LOAD} = 15pF$ | ● | 150 | 220 | ns |
- **$t_9$** CLK Low to $C{\bar S}/LD$ Low | ● | 20 | 30 | ns |

The ● denotes specifications which apply over the full operating temperature range.

**Note 1**: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full scale).

**Note 2**: Load is $5kΩ$ in parallel with $100pF$.

**Note 3**: DAC switched between all 1s and the code corresponding to $V_{OS}$ for the part.

**Note 4**: Digital inputs at $OV$ or $V_{CC}$. 

---

[Linear Technology Logo]

3
TYPICAL PERFORMANCE CHARACTERISTICS

LTC1446 Integral Nonlinearity (INL)

LTC1446L Integral Nonlinearity

LTC1446 Differential Nonlinearity (DNL)

LTC1446L Differential Nonlinearity
**PIN FUNCTIONS**

**CLK:** TTL Level Input for the Serial Interface Clock.

**DIN:** TTL Level Input for the Serial Interface Data.

**CS/LD:** TTL Level Input for the Serial Interface Enable and Load Control. When CS/LD is low the CLK signal is enabled, so the data can be clocked in. When CS/LD is pulled high data is loaded from the shift register into the DAC registers, updating the DAC outputs.

**DOUT:** The output of the shift register which becomes valid on the rising edge of the serial clock.

**GND:** Ground.

**VOUTA, VOUTB:** Buffered DAC Outputs.

**VCC:** Positive Supply Input. 4.5V ≤ VCC ≤ 5.5V (LTC1446), 2.7V ≤ VCC ≤ 5.5V (LTC1446L). Requires a bypass capacitor to ground.

**BLOCK DIAGRAM**
DEFINITIONS

Resolution (n)

Resolution is defined as the number of digital input bits, n. It defines the number of DAC output states \(2^n\) that divide the full-scale range. The resolution does not imply linearity.

Full-Scale Voltage \((V_{FS})\)

This is the output of the DAC when all bits are set to one.

Voltage Offset Error \((V_{OS})\)

The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near 0V resulting in the transfer curve shown in Figure 1.

The offset of the part is measured at the code that corresponds to the maximum offset specification:

\[
V_{OS} = V_{OUT} - [(\text{Code})(V_{FS})/(2^n - 1)]
\]

Least Significant Bit (LSB)

One LSB is the ideal voltage difference between two successive codes.

\[
\text{LSB} = (V_{FS} - V_{OS})/(2^n - 1) = (V_{FS} - V_{OS})/4095
\]

Nominal LSBs:

LTC1446 \(\text{LSB} = 4.095V/4095 = 1\text{mV}\)

LTC1446L \(\text{LSB} = 2.5V/4095 = 0.610\text{mV}\)

Zero Scale Error (ZSE)

The output voltage when the DAC is loaded with all zeros. Since this is a single supply part this value cannot be less than 0V.

The offset of the part is measured at the code that corresponds to the maximum offset specification:

\[
V_{OS} = V_{OUT} - [(\text{Code})(V_{FS})/(2^n - 1)]
\]

Figure 1. Effect of Negative Offset
DEFINITIONS

Integral Nonlinearity (INL)
End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below 0, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

\[
INL = \frac{[V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(\text{Code}/4095)]}{\text{LSB}}
\]

\(V_{OUT}\) = the output voltage of the DAC measured at the given input code

Differential Nonlinearity (DNL)
DNL is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

\[
\text{DNL} = \frac{\Delta V_{OUT} - \text{LSB}}{\text{LSB}}
\]

\(\Delta V_{OUT}\) = The measured voltage difference between two adjacent codes

OPERATION

Serial Interface
The data on the \(D_{IN}\) input is loaded into the shift register on the rising edge of the clock. Data is loaded as one 24-bit word where the first 12 bits are for DAC A and the second 12 are for DAC B. For each 12-bit segment the MSB is loaded first. Data from the shift register is loaded into the DAC register when CS/LD is pulled high. The clock is disabled internally when CS/LD is high. Note: CLK must be low before CS/LD is pulled low to avoid an extra internal clock pulse.

The buffered output of the 24-bit shift register is available on the \(D_{OUT}\) pin which swings from GND to \(V_{CC}\).

Multiple LTC1446/LTC1446L’s may be daisy-chained together by connecting the \(D_{OUT}\) pin to the \(D_{IN}\) pin of the next chip, while the clock and CS/LD signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the CS/LD signal is pulled high to update all of them simultaneously.

Voltage Output
The LTC1446/LTC1446L include an internal voltage reference which is connected to each DAC. The LTC1446 has a full scale of 4.095V making 1LSB equal to 1mV. The LTC1446L has a full scale of 2.5V making 1LSB equal to 0.61mV.

The LTC1446/LTC1446L rail-to-rail buffered outputs can source or sink 5mA when operating with a 5V supply while pulling to within 300mV of the positive supply voltage or ground. The outputs swing to within a few millivolts of either supply rail when unloaded and have an equivalent output resistance of 40Ω when driving a load to the rails. The buffer amplifiers can drive 1000pF without going into oscillation.
This circuit shows how to use an LTC1446 and an LT\textsuperscript{®}1077 to make a wide bipolar output swing 12-bit DAC with an offset that can be digitally programmed. V\textsubscript{OUTA}, which can be set by loading the appropriate digital code for DAC A, sets the offset. As this value changes, the transfer curve for the output moves up and down as illustrated in the graph below.

A Wide Swing, Bipolar Output DAC withDigitally Controlled Offset

\[ V_{OUT} = 2 \left( V_{OUTB} - V_{OUTA} \right) \]
TYPICAL APPLICATIONS

This circuit shows how to use one LTC1446 to make an autoranging ADC. The microprocessor sets the reference span and the Common pin for the analog input by loading the appropriate digital code into the LTC1446. $V_{OUTA}$ controls the Common pin for the analog inputs to the LTC1296 and $V_{OUTB}$ controls the reference span by setting the REF+ pin on the LTC1296. The LTC1296 has a Shutdown pin that goes low in shutdown mode. This will turn off the PNP transistor supplying power to the LTC1446. The resistor and capacitor on the LTC1446 outputs act as a lowpass filter for noise.
PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package
8-Lead PDIP (Narrow 0.003)
(LTC DWG# 05-08-1510)

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)

* THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
# LTC1446/LTC1446L

## RELATED PARTS

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC1257</td>
<td>Single 12-Bit V\text{OUT} DAC, Full Scale: 2.048V, V\text{CC}: 4.75V to 15.75V, Reference Can Be Overdriven up to 12V, i.e., FS Max = 12V</td>
<td>5V to 15V Single Supply, Complete V\text{OUT} DAC in SO-8 Package</td>
</tr>
<tr>
<td>LTC1451</td>
<td>Single Rail-to-Rail Output 12-Bit DAC, Full Scale: 4.095V, V\text{CC}: 4.5V to 5.5V</td>
<td>Low Power, Complete V\text{OUT} DAC in SO-8 Package</td>
</tr>
<tr>
<td>LTC1452</td>
<td>Single Rail-to-Rail 12-Bit V\text{OUT} Multiplying DAC, V\text{CC}: 2.7V to 5.5V</td>
<td>Low Power, Multiplying V\text{OUT} DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package</td>
</tr>
<tr>
<td>LTC1453</td>
<td>Single Rail-to-Rail 12-Bit V\text{OUT} DAC, Full Scale: 2.5V, V\text{CC}: 2.7V to 5.5V</td>
<td>3V, Low Power, Complete V\text{OUT} DAC in SO-8 Package</td>
</tr>
<tr>
<td>LTC1454/LTC1454L</td>
<td>Dual 12-Bit V\text{OUT} DACs in a 16-Lead SO Package with Added Functionality</td>
<td>LTC1454: V\text{CC} = 4.5V to 5.5V, V\text{OUT} = 0V to 4.095V LTC1454L: V\text{CC} = 2.7V to 5.5V, V\text{OUT} = 0V to 2.5V</td>
</tr>
<tr>
<td>LTC1458/LTC1458L</td>
<td>Quad 12-Bit V\text{OUT} DACs in 28-Lead SW and SSOP Packages</td>
<td>LTC1458: V\text{CC} = 4.5V to 5.5V, V\text{OUT} = 0V to 4.095V LTC1458L: V\text{CC} = 2.7V to 5.5V, V\text{OUT} = 0V to 2.5V</td>
</tr>
</tbody>
</table>