



## Product Change Notification / SYST-31XXGV266

---

**Date:**

01-Jun-2022

**Product Category:**

8-bit Microcontrollers

**PCN Type:**

Silicon Die Revision

**Notification Subject:**

ERRATA - PIC18F04/05/14/15Q40 Silicon Errata and Data Sheet Clarifications Silicon Die Revision Addition

**Affected CPNs:**

[SYST-31XXGV266\\_Affected\\_CPN\\_06012022.pdf](#)  
[SYST-31XXGV266\\_Affected\\_CPN\\_06012022.csv](#)

**Notification Text:**

SYST-31XXGV266

Microchip has released a new Errata for the PIC18F04/05/14/15Q40 Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at [PIC18F04/05/14/15Q40 Silicon Errata and Data Sheet Clarifications](#).

**Notification Status:** Final

**Description of Change:**

1) Adding silicon revision D3.

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Estimated First Ship Date:** 20 June 2022

NOTE: Please be advised that after the estimated first ship date customers may receive pre and post change parts.

**Markings to Distinguish Revised from Unrevised Devices:** Traceability Code

## **Attachments:**

[PIC18F04/05/14/15Q40 Silicon Errata and Data Sheet Clarifications](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## **Terms and Conditions:**

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC18F04Q40-E/SL  
PIC18F05Q40-E/SL  
PIC18F04Q40-E/ST  
PIC18F05Q40-E/ST  
PIC18F14Q40-E/SS  
PIC18F15Q40-E/SS  
PIC18F14Q40-E/SO  
PIC18F15Q40-E/SO  
PIC18F14Q40-E/P  
PIC18F15Q40-E/P  
PIC18F14Q40-E/REB  
PIC18F15Q40-E/REB  
PIC18F04Q40-I/SL  
PIC18F05Q40-I/SL  
PIC18F04Q40-I/ST  
PIC18F05Q40-I/ST  
PIC18F14Q40-I/SS  
PIC18F15Q40-I/SS  
PIC18F14Q40-I/SO  
PIC18F15Q40-I/SO  
PIC18F14Q40-I/P  
PIC18F15Q40-I/P  
PIC18F14Q40-I/REB  
PIC18F15Q40-I/REB  
PIC18F14Q40T-E/SS



# PIC18F04/05/14/15Q40

## PIC18F04/05/14/15Q40 Silicon Errata and Data Sheet Clarifications

The PIC18F04/05/14/15Q40 devices you have received conform functionally to the current device data sheet (DS40002236C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below.

The errata described in this document will be addressed in future revisions of the PIC18F04/05/14/15Q40 silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

**Table 1. Silicon Device Identification**

Part Number	Device ID	Revision ID	
		D1	D3
PIC18F04Q40	0x7640	0xA0C1	0xA0C3
PIC18F05Q40	0x7600	0xA0C1	0xA0C3
PIC18F14Q40	0x7620	0xA0C1	0xA0C3
PIC18F15Q40	0x75E0	0xA0C1	0xA0C3



**Important:** Refer to the **Device/Revision ID** section in the current “**PIC18FXXQ40 Family Programming Specification**” (DS40002185) for more detailed information on Device Identification and Revision IDs for your specific device.

**Table 2. Silicon Issue Summary**

Module	Feature	Item No.	Issue Summary	Affected Revisions	
				D1	D3
Analog-to-Digital Converter with Computation	ADCC	1.1.1.	Double Sample Conversions	X	X
Electrical Specifications	ADC Offset Error	1.2.1.	ADC Offset Error specification lowered in ECH, ECM and ECL modes	X	
I <sup>2</sup> C	I <sup>2</sup> C	1.3.1.	I <sup>2</sup> C Start and/or Stop Flags May be Set When I <sup>2</sup> C is Enabled	X	
Universal Asynchronous Receiver Transmitter	UART	1.4.1.	UART TXDE signal may go low before the STOP bit has been entirely transmitted.	X	X
		1.4.2.	Asynchronous 9-bit UART Address Mode Address Mismatch	X	X
Signal Measurement Timer	SMT	1.5.1.	Reset Bit	X	X
PIC18 CPU	FSR Shadow Registers	1.6.1.	FSR Shadow Registers are not Writable	X	X
<b>Note:</b> Only those issues indicated in the last column apply to the current silicon revision.					

## 1. Silicon Errata Issues

**CAUTION**

**Notice:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

### 1.1 Module: Analog-to-Digital Converter with Computation (ADCC)

#### 1.1.1 Double Sample Conversions

When enabling a Double Sample Conversion ( $DSEN = 1$ ), with no Precharge time ( $ADPRE = 0$ ) and no Acquisition time ( $ADACQ = 0$ ), the maximum number of cycles of acquisition time is inserted prior to the second conversion. The first conversion will be performed as expected with no Precharge time and no Acquisition time. It is only between the first and second conversions where a maximum number of cycles of Acquisition time is performed unexpectedly.

**Work around**

- Method 1: Disable Double Sample Conversion ( $DSEN = 0$ ) and perform two single conversions back to back.
- Method 2: If adding acquisition time is acceptable, then select no Precharge time, along with the desired Acquisition time.

**Affected Silicon Revisions**

D1	D3
X	X

### 1.2 Module: Electrical Specifications

#### 1.2.1 ADC Offset Error Specification Lowered in ECH, ECM and ECL Modes

When operating the device using an external clock source as the system clock in ECH, ECM or ECL mode, the ADC Offset Error (AD04:  $E_{OFF}$ ) is updated to 12 Least Significant bits.

**Work around**

To meet the specified ADC Offset Error limit of 6 Least Significant bits, do not operate the device using the system clock in ECH, ECM or ECL mode when using the ADC.

**Affected Silicon Revisions**

D1	D3
X	

### 1.3 Module: I<sup>2</sup>C

#### 1.3.1 The I<sup>2</sup>C Start and/or Stop Flags May Be Set When I<sup>2</sup>C Is Enabled

When I<sup>2</sup>C is enabled, erroneous Start and/or Stop conditions may be detected. This can generate erroneous I<sup>2</sup>C interrupts if enabled.

**Work around**

Use the following procedure to correctly detect the Start and Stop conditions:

1. Disable the Start and Stop conditions interrupt functions.
2. Enable the I<sup>2</sup>C module.
3. Wait 250 ns + six instructions cycles ( $F_{OSC}/4$ ).
4. Clear the Start and Stop conditions interrupt flags.
5. Enable the Start and Stop conditions interrupt functions if used.

```

I2CxPIEBits.SCIE = 0;      // Disable Start conditoin interrupt
I2CxPIEBits.PCIE = 0;      // Disable Stop condition interrupt
I2CxCON0bits.EN = 1;       // Enable I2C
Delay();                   // Wait for 250ns + 6 instruction cycles (FOSC/4)
I2CxPIRbits.SCIF = 0;      // Clear the Start condition interrupt flags
I2CxPIRbits.PCIF = 0;      // Clear the Stop condition interrupt flags
I2CxPIEBits.SCIE = 1;      // Enable Start condition interrupt if used
I2CxPIEBits.PCIE = 1;      // Enable Stop condition interrupt if used

```

**Affected Silicon Revisions**

D1	D3
X	

## 1.4 Module: Universal Asynchronous Receiver Transmitter


### 1.4.1 UART TXDE Signal May go Low Before The STOP Bit Has Been Entirely Transmitted.

The UART Transmit Drive Enable (TXDE) signal could potentially transition into a low state before the UART STOP bit has been entirely transmitted due to the effects of parasitic capacitance on the TX line. In some applications, this could result in communication being prematurely terminated due to the TXDE bit going low before the STOP bit has had enough time to settle.

**Work around**

In order to ensure that the STOP bit settles into its final logic state before the TXDE signal transitions low, a biasing circuit can be implemented. A biasing circuit allows the TX line to either be driven high or low, rather than being left in a floating tri-state mode where prolonged rise or fall times could lead to communication being disrupted. This bias circuit should only be implemented on one end of the serial bus, and a termination resistor should be used on the other end. The figure below show an example of a bias circuit that can be used to achieve this.

Please note that the resistor values used in this circuit are recommendations, and that the actual resistor values required may vary based on the application.



**Affected Silicon Revisions**

D1	D3
X	X

**1.4.2 Asynchronous 9-bit UART Address Mode Address Mismatch**

In Asynchronous 9-bit UART Address mode there is the possibility that a false address mismatch may occur even when the address of both devices match, or that a false address match may occur when there is an address mismatch between the devices.

**Work around**

None. Do not use the UART modules in Asynchronous 9-bit Address Mode

**Affected Silicon Revisions**

D1	D3
X	X

**1.5 Module: SMT****1.5.1 Reset Bit**

If the SMT clock prescaler is set to any value other than '00', setting the RST bit will cause the module to stop working. The RST bit will remain at the value '1', the counter will not increment, and no interrupts will be generated. The problem is cleared by turning the module off and on, or by a device reset.

**Work around**

- Method 1: Do not set the RST bit; manual reset is usually not required for typical operation because the measurement logic will reset the counter automatically.
- Method 2: Write zero to the counter manually. The module enable or the clock should be disabled during this.
- Method 3: Use 1:1 prescaler (PS = 00).
- Method 4: Use the CLKREF subsystem to provide a prescaled clock and set PS = 00.

**Affected Silicon Revisions**

D1	D3
X	X

**1.6 Module: PIC18 Core****1.6.1 FSR Shadow Registers are not Writable**

Writing to the FSR Shadow Registers does not result in accurate values being stored in the registers. Consequently, reading the FSR Shadow Registers after they have been written will return inaccurate data.

**Work around**

Writes to the FSR shadow registers can be performed safely using the following steps:

1. Save regular FSR2 value into RAM
2. Write the regular FSR2 with the targeted value minus the computed offset (IR[6:0] + 1, see below)
3. Write the shadow FSRxL (data doesn't matter), this will clock the shadow FSR with the FSR computed offset value.



- 
4. Decrement FSR2 value by 1 since FSRxH increments the address by 1 (IR[6:0])
  5. Write FSRxH
  6. Restore the regular FSR2 from the stored RAM value.

The FSR shadow should have the value desired and the regular FSR should have the original value.

**Affected Silicon Revisions**

D1	D3
X	X

## 2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40002236C):

**Note:**

Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 2.1 Memory Programming Specifications

The flash memory cell endurance specification is reduced to **1k** minimum. The corresponding parameter ( $E_P$ ) will be updated in the next revision of datasheet (DS40002236D).

**Table 2-1. Memory Programming**

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Device Characteristics	Min.	Typ†	Max.	Units	Conditions
<b>Data EEPROM Memory Specifications</b>							
MEM20	$E_D$	DataEE Byte Endurance	100k	—	—	E/W	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
MEM21	$T_{D\_RET}$	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
MEM22	$N_{D\_REF}$	Total Erase/Write Cycles before Refresh	1M	4M	—	E/W	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
MEM23	$V_{D\_RW}$	$V_{DD}$ for Read or Erase/Write operation	$V_{DDMIN}$	—	$V_{DDMAX}$	V	
MEM24	$T_{D\_BEW}$	Byte Erase and Write Cycle Time	—	—	11	ms	
<b>Program Flash Memory Specifications</b>							
<b>MEM30</b>	<b><math>E_P</math></b>	<b>Flash Memory Cell Endurance</b>	<b>1k</b>	—	—	<b>E/W</b>	<b><math>-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}</math> (Note 1)</b>
MEM32	$T_{P\_RET}$	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
MEM33	$V_{P\_RD}$	$V_{DD}$ for Read operation	$V_{DDMIN}$	—	$V_{DDMAX}$	V	
MEM34	$V_{P\_REW}$	$V_{DD}$ for Row Erase or Write operation	$V_{DDMIN}$	—	$V_{DDMAX}$	V	
MEM35	$T_{P\_REW}$	Self-Timed Page Write	—	—	10	ms	
MEM36	$T_{SE}$	Self-Timed Page Erase	—	—	11	ms	
MEM37	$T_{P\_WRD}$	Self-Timed Word Write	—	—	75	μs	
† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.							
<b>Note:</b>							
1. Flash Memory Cell Endurance for the Flash memory is defined as: One Row Erase operation and one Self-Timed Write.							

## 2.2 UART Baud Rate Equation

The UART Baud Rate equation in the UxBRG register contains a typo and will provide the incorrect UART Baud Rate. The correct equation is shown below. The correction to this equation is shown in bold.

$$\text{UART Baud Rate} = [\text{Fosc} * (1 + (\text{BRGS} * 3))] / [(16 * (\text{BRG} + 1))]$$

## 2.3 Power-Down Current ( $I_{PD}$ ) Specifications

The Power-Down current ( $I_{PD}$ ) electrical specifications for FVR Buffer 2 and  $I_{PD}$  Base when VREGPM = 01 have been modified. The corresponding parameters ( $I_{PD\_FVR\_BUF2}$  and  $I_{PD}$ ) will be updated in the next revision of the datasheet (DS40002236D).

**Table 2-2. Power-Down Current ( $I_{PD}$ )<sup>(1,2)</sup>**

Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Device Characteristics	Min.	Typ.†	Max. +85°C	Max. +125°C	Units	Conditions		
								V <sub>DD</sub>	VREGPM	Note
<b>D200</b>	<b>I<sub>PD</sub></b>	<b>I<sub>PD</sub> Base</b>	—	1.1	3.3	4.6	μA	3.0V	'b11	
			—	0.9	12.1	33.3	μA	3.0V	'b10	
			—	<b>38.0</b>	<b>54.0</b>	<b>78.0</b>	<b>μA</b>	<b>3.0V</b>	<b>'b01</b>	
			—	152	190	198.5	μA	3.0V	'b00	
D201	I <sub>PD_WDT</sub>	Low-Frequency Internal Oscillator/WDT	—	1.5	3.8	5.1	μA	3.0V	'b11	
D202	I <sub>PD_SOSC</sub>	Secondary Oscillator (S <sub>Osc</sub> )	—	2.1	4.6	7.9	μA	3.0V	'b11	
D203	I <sub>PD_LPBOR</sub>	Low-Power Brown-out Reset (LPBOR)	—	1.3	3.5	4.8	μA	3.0V	'b11	
D204	I <sub>PD_FVR_BUF1</sub>	FVR Buffer 1 (ADC)	—	174.7	249.7	255.4	μA	3.0V	'b11	
<b>D204A</b>	<b>I<sub>PD_FVR_BUF2</sub></b>	<b>FVR Buffer 2 (DAC/CMP)</b>	—	<b>60.0</b>	<b>85.0</b>	<b>101.0</b>	<b>μA</b>	<b>3.0V</b>	<b>'bx1 or 'b10</b>	
D205	I <sub>PD_BOR</sub>	Brown-out Reset (BOR)	—	16.6	20.4	20.8	μA	3.0V	'b11	
D206	I <sub>PD_HLVD</sub>	High/Low Voltage Detect (HLVD)	—	16.9	20.8	22.5	μA	3.0V	'b11	
D207	I <sub>PD_ADCA</sub>	ADC - Active	—	483	789	790	μA	3.0V	'bx1 or 'b10	ADC is converting (Note 4)
D208	I <sub>PD_CMP</sub>	Comparator	—	52.5	84.2	105	μA	3.0V	'b11	

.....continued

### Standard Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Device Characteristics	Min.	Typ.†	Max. +85°C	Max. +125°C	Units	Conditions		
								V <sub>DD</sub>	V <sub>REGPM</sub>	Note

\* These parameters are characterized but not tested.

† Data in “Typ.” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### Notes:

1. The peripheral current is the sum of the base I<sub>DD</sub> and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base I<sub>DD</sub> or I<sub>PD</sub> current from this limit. Max. values must be used when calculating total current consumption.
2. The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to V<sub>SS</sub>.
3. All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.
4. ADC clock source is ADCRC.

### 3. Appendix A: Revision History

Doc. Rev.	Date	Comments
D	05/2022	Adding silicon revision D3.
C	04/2022	Updating the flash memory cell endurance specification datasheet clarification. Adding silicon erratum item 1.6.1
B	02/2022	Adding silicon erratum items 1.1.1, 1.4.1 and 1.5.1.
A	01/2021	Initial document release.

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Microchip Information

---

### The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service

---

Microchip’s product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

### Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-

ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021-2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0491-4

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).



## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820