






## $650V\text{-}80\text{m}\Omega\,\text{SiC}\,\text{FET}$

Rev. A, January 2020

#### DATASHEET

# UF3C065080B3



Part Number	Package	Marking
UF3C065080B3	D <sup>2</sup> PAK-3L	UF3C065080B3



#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

#### Features

- Typical on-resistance  $R_{DS(on),typ}$  of  $80m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

#### **Typical applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





#### Maximum Ratings

Parameter	Symbol	<b>Test Conditions</b>	Value	Units
Drain-source voltage	V <sub>DS</sub>		650	V
Gate-source voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	I	T <sub>C</sub> = 25°C	25	А
	I <sub>D</sub>	T <sub>C</sub> = 100°C	18.2	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	65	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.1A	33	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	115	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow soldering temperature	T <sub>solder</sub>	reflow MSL 1	260	°C

1. Limited by  $T_{\mbox{\tiny J,max}}$ 

2. Pulse width  $t_{p}$  limited by  $T_{J,\text{max}}$ 

3. Starting  $T_J = 25^{\circ}C$ 

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions		Linite		
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			1	1.3	°C/W









 $\times$ 

### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

#### **Typical Performance - Static**

Parameter	Symbol	Test Conditions	Value			Linte	
			Min	Тур	Max	- Units	
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	650			V	
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		6	100		
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		40		μA	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μA	
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =25°C		80	100	mΩ	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		141	11122		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V	
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω	

#### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Linite
			Min	Тур	Max	- Units
Diode continuous forward current <sup>1</sup>	ا <sub>s</sub>	T <sub>C</sub> =25°C			25	А
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			65	А
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =25°C		1.5	2	- V
i oi ward voltage		V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =175°C		1.75		
Reverse recovery charge	Q <sub>rr</sub>	V <sub>R</sub> =400V, I <sub>F</sub> =20A, V <sub>GS</sub> =-5V, R <sub>G_EXT</sub> =10Ω di/dt=2200A/μs, T <sub>J</sub> =25°C		119		nC
Reverse recovery time	t <sub>rr</sub>			16		ns
Reverse recovery charge	Q <sub>rr</sub>	V <sub>R</sub> =400V, I <sub>F</sub> =20A, V <sub>GS</sub> =-5V, R <sub>G_EXT</sub> =10Ω di/dt=2200A/μs, T <sub>J</sub> =150°C		73		nC
Reverse recovery time	t <sub>rr</sub>			11		ns





Learn More



Parameter	Symbol	Test Conditions	Value			Linite
			Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	- V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500		
Output capacitance	C <sub>oss</sub>	$v_{DS} = 100 \text{ v}, v_{GS} = 0 \text{ v}$ - f=100kHz		104		рF
Reverse transfer capacitance	C <sub>rss</sub>	1-100K112		2.6		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		77		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		176		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		6.2		μJ
Total gate charge	Q <sub>G</sub>	– V <sub>DS</sub> =400V, I <sub>D</sub> =20A, –		51		
Gate-drain charge	Q <sub>GD</sub>	$V_{\rm DS} = -5V \text{ to } 15V$		11		nC
Gate-source charge	Q <sub>GS</sub>	$- v_{GS} 5 v (0.15 v) $		19		
Turn-on delay time	t <sub>d(on)</sub>			25		- ns
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =20A, Gate		13		
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V,		50		
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT}=1\Omega$ ,		12		
Turn-on energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>ON</sub>	Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load,		164		_
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>	FWD: same device with		24		
Total switching energy including $R_s$ energy <sup>4</sup>	E <sub>total</sub>	$V_{GS} = -5V$ and $R_G = 22\Omega$ , RC snubber: $R_S=5\Omega$ and		188		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>s</sub> =100pF, T <sub>J</sub> =25°C		0.95		
Snubber $R_s$ energy during turn-off	E <sub>RS_OFF</sub>			1.52		
Turn-on delay time	t <sub>d(on)</sub>			20		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =20A, Gate		13		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V,		52		ns
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT}=1\Omega$ , Turn-off $R_{G,EXT}=22\Omega$ Inductive Load, FWD: same device with $V_{GS} = -5V$ and $R_G = 22\Omega$ , RC snubber: $R_S=5\Omega$ and $C_S=100pF$ , $T_J=150^{\circ}C$		12		
Turn-on energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>ON</sub>			140		-
Turn-off energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>OFF</sub>			23		
Total switching energy including ${\sf R}_{\sf S}$ energy $^4$	E <sub>total</sub>			163		μ
Snubber $R_s$ energy during turn-on	E <sub>RS_ON</sub>			0.93		]
Snubber $R_s$ energy during turn-off	E <sub>RS_OFF</sub>			1.43		

4. The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.









Figure 1. Typical output characteristics at  $T_{\rm J}$  = - 55°C, tp < 250 $\mu s$ 



Spice Models

Buy Online Learn

More

Contact

Related Devices

Figure 2. Typical output characteristics at T  $_{\rm J}$  = 25°C, tp < 250 $\mu s$ 




Figure 3. Typical output characteristics at T  $_{\rm J}$  = 175°C, tp < 250 $\mu s$ 




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 20A







Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V



Spice Models Contact Sales Learn More

Buy Online

Related Devices

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V




Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA




Figure 8. Typical gate charge at  $V_{\text{DS}}$  = 400V and  $I_{\text{D}}$  = 20A








Figure 9. 3rd quadrant characteristics at  $T_J = -55^{\circ}C$ 




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175^{\circ}C$ 




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V







Figure 13. Typical capacitances at f = 100kHz and  $V_{\text{GS}}$  = 0V



Spice Models

Buy Online Learn

More

Contact

Figure 14. DC drain current derating

Related Devices




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance








Figure 17. Safe operation area at  $T_{\rm C}$  = 25°C, D = 0, Parameter  $t_{\rm p}$ 





Figure 18. Reverse recovery charge Qrr vs. junction temperture




(a)

(b) xss (b) xs

Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at  $T_J = 25^{\circ}$ C, turn-on  $R_{G_{EXT}} = 1\Omega$ , and turn-off  $R_{G_{EXT}} = 22\Omega$ 






Related

Spice Models Contact

More


Buy Online

Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor  $R_{G_{EXT}}$ 



(a) (b) Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G_{EXT}}$ 





Related

Devices

Spice Models

Contact

More

Buy Online

Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at  $I_D = 20A$ 




Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at  $I_D = 20A$  and  $T_J = 25^{\circ}C$ 










Figure 24. Clamped inductive load switching test circuit An RC snubber ( $R_s = 5\Omega$  and  $C_s = 100$  pF) is required to improve the turn-off waveforms.

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a highvoltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

#### Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within. Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.