




$1200V-80m\Omega$ SiC FET

Rev. E, August 2021

DATASHEET

UJ3C120080K3S



Part Number	Package	Marking
UJ3C120080K3S	TO-247-3L	UJ3C120080K3S



The UJ3C120080K3S is not recommended for new designs. UJ3C120070K3S is recommended as a replacement.

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{\text{DS(on),typ}}$ of $80 \text{m}\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	33	А
	ID	T _C = 100°C	24	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	77	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.8A	58.5	mJ
Power dissipation	P _{tot}	T _C = 25°C	254.2	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{\mbox{\tiny J,max}}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.45	0.59	°C/W





Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Devenetor	Symbol	Test Conditions	Value			11.20	
Parameter			Min	Тур	Max	- Units	
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_{D} =1mA	1200			V	
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		10	75		
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		50		μA	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A, T _J =25°C		80	100		
		V _{GS} =12V, I _D =20A, T _J =125°C		130		mΩ	
		V _{GS} =12V, I _D =20A, T _J =175°C		172			
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	5	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Linite		
			Min	Тур	Max	- Units
Diode continuous forward current ¹	ا _s	T _C =25°C			33	А
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			77	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.5	2	. V
		V _{GS} =0V, I _F =10A, T _J =175°C		2		
Reverse recovery charge	Q _{rr}	V_{R} =800V, I _F =20A, V_{GS} =0V, R _{G_EXT} =10Ω		180		nC
Reverse recovery time	t _{rr}	di/dt=2200A/µs, Tj=150°C		30		ns





Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			
			Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		1500		
Output capacitance	C _{oss}	f=100kHz		100		pF
Reverse transfer capacitance	C _{rss}	1-100K112		2.1		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		59		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		136		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		19		μJ
Total gate charge	Q _G	- V_{DS} =800V, I_{D} =20A, - - V_{GS} = -5V to15V		51		-
Gate-drain charge	Q_{GD}			11		nC
Gate-source charge	Q_{GS}			19		
Turn-on delay time	t _{d(on)}	V_{DS} =800V, I_D =20A, Gate Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =20 Ω Inductive Load, FWD: UJ2D1215T T _J =150°C		22		
Rise time	t _r			14		
Turn-off delay time	$t_{d(off)}$			61		ns
Fall time	t _f			14		
Turn-on energy	E _{ON}			260		
Turn-off energy	E _{OFF}			108		μJ
Total switching energy	E _{TOTAL}			368		1





Learn More

Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 2. Typical output characteristics at T_J = 25°C, tp < 250 μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 20A








Figure 5. Typical drain-source on-resistances at V_{GS} = 12V




Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 20A

United **SiC**






Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V







Figure 13. Typical capacitances at f = 100kHz and $V_{\rm GS}$ = 0V



Spice Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance








Figure 17. Safe operation area at $T_{\rm C}$ = 25°C, D = 0, Parameter $t_{\rm p}$






Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 150^{\circ}C$








Figure 20. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}








Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 20A

Applications Information

SiC FETs are enhancement-mode power switches formed by a highvoltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with UnitedSiC assumes no liability whatsoever relating to the choice, standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and herein. reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

selection or use of the UnitedSiC products and services described