

ST-ONE



SSOP36 0.8mm pitch





Figure 1. Typical system block diagram



Fully integrated controller for smart chargers

Features

- ZVS non-complementary active clamp flyback controller with synchronous rectification and USB-PD 3.1 PPS interface
- ARM® 32-bit Cortex®-M0+ MCU with 64 kB flash memory for digital power control and USB protocol
 - FW programmable secondary side MCU controls both synchronous rectifier and ZVS Active Clamp flyback on the primary side to improve system efficiency in every condition
 - High switching frequency operations in companion with MasterGaN power stage allow to use small size magnetic components, including planar transformers
- Reinforced galvanically isolated dual communication channel compliant with IEC 62368:
 - 4 kV pk transient voltage
 - 9.6 kV pk 1min hipot type testing
 - 6.4 kV pk 1s hipot production testing
- 800 V high voltage startup with integrated input voltage sensing and Brownin/out functions
- Active input filter capacitor discharge circuitry for reduced standby power compliant with IEC 62368-1
- Fully Integrated USB-PD PHY with 24 V tolerant protection, and integrated load switch driver

Application

USB-PD chargers and adapters up to 100 W for smartphones, tablets, laptops and other handheld equipment

Description

The ST-ONE is the world's first digital controller embedding ARM Cortex M0+ core, an offline programmable controller with synchronous rectification, and USB PD PHY in a single package. Such a system is specifically designed to control ZVS non-complementary active clamp flyback converters to create high power density chargers and adapters with USB-PD interface.

The device includes an active clamp flyback controller and its HV startup on the primary side, a microcontroller and all the peripherals required to control the conversion and the USB-PD communication on the secondary side. The two sides are connected through an embedded galvanically isolated dual communication channel. By using a novel non-complementary control technique and specifically designed power modes the device allows to reach both high efficiency and low no load power consumption

The device is delivered with a pre-loaded firmware which handles both the power conversion and the communication protocols for USB-PD including optional PPS and electronically marked cable management.

A dedicated memory stores a default device configuration during factory process. The user can change or adapt this memory area to fit the final product specifications.

1 ST-ONE block diagram



Figure 2. ST-ONE block diagram

2 Pin connections and description



Table 1. Pin functions

Pin	Name	Function
1	ΗV	High voltage start-up generator / ac voltage sensing input. The pin, able to withstand 800 V, must be connected to the ac side of the input bridge via a pair of diodes to sense the ac input voltage.
		When the voltage on the pin is higher than $V_{HVStart}$, an internal pull-up circuit charges the capacitor connected between the pin PVCC and PGND.
		The pin is used also to sense the ac voltage, which is used by ac brown-out and X-cap discharge functions.
2,3,4	Nc	High voltage spacer. The pin is not connected internally to increase spacing between the high-voltage pin and the other pins.
5	POTP	Primary side overtemperature protection. Pulling this pin below $V_{\mbox{POVTH}}$ shuts down the IC.
6	SS	Soft-start setting. Connect a capacitor to PGND to set the soft-start duration.
7	OVP	Ax winding sense for overvoltage protection
8	PVCC	Primary side supply voltage pin. The internal high voltage generator allows to charge an external capacitor connected between this pin and PGND before the converter starts up. A small bypass capacitor (0.1 μ F typ.) to PGND must be placed close to the pins to get a clean bias voltage.
9	PGND	Primary side ground. Reference for I/Os.
10	P3V3	Primary side internal supply regulator bypass capacitor.
11	HON	High-side gate-drive control signal.
12	LON	Low-side gate-drive control signal.
13	EN_OUT	Enable signal for an external driver. Improves efficiency during bursts in case the driver supports this functionality.

Pin	Name	Function
14	OSC	Oscillator pin. A resistor from the pin to PGND defines the switching frequency during the initial soft-start.
15	DT	Deadtime programming. A resistor from this pin to ground sets the deadtime during soft-start and minimum deadtime during functional mode.
16	LEB	Leading edge blanking time programming. A resistor from this pin to ground sets the leading edge blanking time for the ISEN comparator.
17	ISEN	Current sense (PWM comparator) input. The voltage on this pin is compared with an internal reference to turn off LON.
18	PGND	Primary side signal ground. Reference for analog signals.
19	PUMP	Charge pump pin 1. Used to power the IC when SVCC drops below 5 V.
20	VDRV	Driver supply
21	SRVDS	Output winding voltage sense. Connect to sync fet drain through a clamping MOSFET.
22	SRGD	Synchronous rectifier gate driver
23	SPGND	Secondary side power ground. Current return for the sync fet gate-drive current.
24	ORGD	Load switch gate drive. The pin controls the gate of a N type MOSFET on the positive output terminal to disconnect the
		output.
25	SSGND	Secondary side signal ground
26	CC2	USB type C CC2 pin. Used for USB-PD compliant communication or alternate function as DN / GPIO3 / I2C-SCL / UART-TX.
27	CC1	USB type C CC1 pin. Used for USB-PD compliant communication or alternate function as
28	VOSNS	Output voltage sense. Used to sense the voltage at the power supply output port (after the load switch). The pin is used also for the bleeding function.
29	SVCC	Secondary side VCC. The device senses and controls the converter output through this pin.
30	SV3V	3.3 V Regulated supply for the IC. Connect an xx nF capacitor from this pin to ground.
31	SSGND	Secondary side signal ground
32	V1V2	1.2 V regulated supply for the IC. Connect an xx nF capacitor from this pin to ground.
33	CSM	Output current sense pin. Connect to the negative side of sense resistor on the ground path.
34	CSP	Output current sense pin. Connect to the positive side of sense resistor on the ground path to sense the current drawn by the load.
35	GPIO1	General purpose digital I/O, digital interface, analog input or alternate function as SWD-CLK / UART-TX / I2C-SCL.
		General purpose digital I/O, digital interface, analog input or alternate function as
	GPIO0	SWDIO-TMS / UART-RX / I2C-SDA.
36		The pin is also used to enter in programming/boot mode at IC startup. Connect a $100k\Omega$ pullup to SV3V to avoid unwanted entry in boot mode at startup, unless this function is configured as disabled.

3 Typical application schematic

57/

The following image is a simplified schematic for the typical application

Figure 4. Typical configuration



The IC requires some external components to operate. On the primary side a driver and two FETs are required to operate the power transformer, plus a clamp capacitor which stores the residual energy in the leakage inductance at low-side turn-off and recovers it at the end of each cycle. A circuit to provide power to the IC after the high voltage startup is connected to an auxiliary winding of the transformer, while a scaled voltage from the auxiliary winding is used to provide an overvoltage function.

On the secondary side a synchronous rectifier FET is connected to the SRGD pin, while a cascode FET is connected to the SRVDS to provide synchronous rectifier drain voltage sense while limiting the voltage on the pin below its AMR.

An N-channel MOSFET connected to ORGD pin is used as load switch to disconnect the output voltage as required by USB-PD power supplies. A sense resistor is connected to CSM/CSP pins to read the output current. A capacitor and two diodes are connected to the PUMP pin to implement a charge pump providing the driving voltage to the synchronous rectifier.

4 Package drawings

57

Figure 5. Package drawings



Figure 6. Package dimensions

DATABOOK				
SYMBOL		NOTE		
	MIN.	NOM.	MAX.	
A			2.65	
A1	0.1		0.30	
b	0.25		0.35	
С	0.20		0.33	
D	15.20		15.60	
E1	7.40		7.60	
E	10.05		10.55	
e		0.80 BSC		
L	0.61		0.91	
h	0.25		0.75	
θ	0°		8°	

SYMBOL	TOLERANCE OF FORM AND POSITION	
	DATABOOK	
aaa	0.25	
bbb	0.25	
CCC	0.10	

Note: All dimensions are in millimeters and angles in degrees.

57

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Revision history

Table 2. Document revision history

Date	Version	Changes
25-May-2022	1	Initial release.

57

Contents

1	ST-ONE block diagram	.2
2	Pin connections and description	.3
3	Typical application schematic	. 5
4	Package drawings	.6
5	Package information	.7
Revi	sion history	.8
List	of tables	10
List	of figures	11

57

List of tables

Table 1.	Pin functions	3
Table 2.	Document revision history	3



List of figures

Figure 1.	Typical system block diagram	1
Figure 2.	ST-ONE block diagram	2
Figure 3.	Pin connection (top view)	3
Figure 4.	Typical configuration	5
Figure 5.	Package drawings.	6
Figure 6.	Package dimensions	6

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved