

Description

The SiT9501 is a differential MEMS oscillator that is engineered for low-jitter applications requiring standard frequencies from 25 MHz to 644.53125 MHz.

In addition to standard differential signaling types, a unique FlexSwing[™] output-driver performs like LVPECL and provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9501 can be factory programmed for specific combinations of frequency, stability, output signaling, voltage, and output enable functionality. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, enterprise, and industrial applications that require a variety of frequencies and operate in noisy environments.

Refer to Manufacturing Notes for proper reflow profile, tape and reel dimension, and other manufacturing related information.

Features

- Standard frequencies from 25 MHz to 644.53125 MHz
- 70 fs RMS typical phase jitter, 12 kHz to 20 MHz
- 9 fs/mV typical PSNR
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±25, ±30, and ±50 ppm frequency stabilities
- Wide temperature range (-40°C to 105°C)
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous power supply voltage range options
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package (Contact SiTime for 7 x 5, and 5 x 3.2 mm x mm packages)

Applications

- 400G/800G network equipment
- Optical modules
- Coherent optics
- Network switches, routers
- Industrial networking equipment
- Test and measurement

Block Diagram




Figure 1. SiT9501 Block Diagram

Package Pinout




Figure 2. Pin Assignments (Top view) (Refer to Table 15 for Pin Descriptions)

PRELIMINARY







Figure 3. Typical Phase Noise Plot of 3.3 V 156.25 MHz LVPECL Device at 25°C, Spur turn on

Ordering Information

SiT9501AC-01P2-3310-156.250000D



Note: 1. Contact SiTime for other package sizes.

Table 1. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	E	G
3.2 x 2.5	D	E	G



Table Of Contents

Description1
Features1
Applications1
Block Diagram1
Package Pinout1
Ordering Information
Electrical Characteristics
Pin Description
FlexSwing Configurations
Test Circuit Diagrams
Test Setups for LVPECL Measurements
Test Setups for FlexSwing Measurements19
Test Setups for LVDS Measurements
Test Setups for HCSL Measurements
Test Setups for Low-Power HCSL Measurements22
Waveform Diagrams23
Termination Diagrams
LVPECL and FlexSwing Termination
LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V
HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V
Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V
Dimensions and Patterns — 2.0 x 1.6 mm x mm27
Dimensions and Patterns — 2.5 x 2.0 mm x mm
Dimensions and Patterns — 3.2 x 2.5 mm x mm
Additional Information
Revision History



Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage. See Test Circuit Diagrams for the test setups used with each signaling type.

Table 2. Electrical Characteristics – Common to All Output Signaling Types

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition						
				Frequency Ra	ange							
Output Frequency Range	f	Star	ndard frequ	uencies	MHz	Refer to frequencies listed in Ordering Information						
				Frequency Sta	bility							
		-	-	±20	ppm							
E		_	-	±25	ppm	Inclusive of initial tolerance, operating temperature, rated power						
Frequency Stability	F_stab	_	-	±30	ppm	supply voltage, load variation of 2 pF ± 10%, and 10 years aging at 85°C						
		_	-	±50	ppm							
10 Year Aging	F_10y	_	±0.5	_	ppm	Ambient temperature of 85°C						
Temperature Range												
		-20	-	+70	°C	Extended commercial, ambient temperature						
0	T	-40	-	+85	°C	Industrial, ambient temperature						
Operating Temperature Range	T_use	-40	-	+95	°C	Ambient temperature						
		-40	-	+105	°C	Extended industrial, ambient temperature						
Supply Voltage												
		1.71	-	3.63	V	Voltage-supply order code "YY"						
		2.25	-	3.63	V	Voltage-supply order code "XX"						
Supply Voltage	Vdd	1.71	1.80	1.89	V	Voltage-supply order code "18". Contact SiTime for 1.5 V						
		2.25	2.50	2.75	V	Voltage-supply order code "25"						
		2.97	3.30	3.63	V	Voltage-supply order code "33"						
				Input Characte	ristics							
Input Voltage High	VIH	70%	-	-	Vdd	Logic High function for Pin 1						
Input Voltage Low	VIL	-	-	30%	Vdd	Logic High function for Pin 1						
Input Pull-up/Pull-down Impedance	Z_in	112.9	120	133.4	kΩ	Pin 1 for OE function						
			(Output Charact	eristics							
Duty Cycle	DC	48	-	52	%	See Figure 16 for waveform.						
			Sta	artup, OE and S	E Timing							
Startup Time	T_start	-	1.2	2	ms	Measured from the time Vdd reaches its rated minimum value						
Output Enable Time 1	T_oe	-	-	100+3 clock cycles	ns	For all signaling types except Low-Power HCSL. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 22 for waveform.						
Output Enable Time 2	T_oe	-	_	500+3 clock cycles	ns	For Low-Power HCSL signaling type. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 22 for waveform.						
Output Disable Time	T_od	-	-	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 23 for waveform.						
		Jitter	and Phas	e Noise, measu	ured at f =	= 156.25 MHz						
RMS Phase Jitter (random)	T_phj	_	70	100	fs	12 kHz to 20 MHz offset frequency integration bandwidth Contact SiTime for 85 fsec Max phase jitter option.						
Spurious Phase Noise	T_spn	_	-	-112	dBc	12 kHz to 20 MHz offset frequency range						
RMS Period Jitter ^[2]	T_jitt_per	-	0.5	0.6	ps	Measured based on 10K cycle.						
Peak Cycle-to-cycle Jitter ^[2]	T_jitt_cc	-	3.5	6.2	ps	Measured based on 1K cycle						

Note:

2. Measured according to JESD65B using Keysight DSAX91604A Oscilloscope.



Table 3. Electrical Characteristics – LVPECL | Supply voltage ("order code"): 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal supply voltage of 2.5 V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 5 and Figure 6 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Curre	ent Consur	nption, f = 1	156.25 MF	łz
Current Consumption, Output Enabled without Termination	ldd_oe_nt	_	28.5	35.5	mA	Excluding load termination current.
Current Consumption, Output		-	39	49	mA	Including load termination current as shown in Figure 27 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms.
Enabled with Termination 1	Idd_oe_wt1	_	39	45	mA	Including load termination current as shown in Figure 27 for Vdd=2.5 V ±10% and R3=220 Ohms.
Current Consumption, Output Enabled with Termination 2	ldd_oe_wt2	_	55	61	mA	Including load termination current. See Figure 28 for termination.
Current Consumption Output		-	46.5	58	mA	Including load termination current as shown in Figure 27 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.
Disabled with Termination 1	ldd_od_wt1	-	46.5	53.5	mA	Including load termination current as shown in Figure 27 for Vdd=2.5 V ±10% and R3=220 Ohms. Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination 2	ldd_od_wt2	-	66	73	mA	Including load termination current. See Figure 28 for termination. Driver output is at logic-high voltage levels.
			Output	Characteri	stics	
Output High Voltage	VOH	Vdd-1.075	Vdd-0.95	Vdd-0.86	V	See Figure 15 for waveform.
Output Low Voltage	VOL	Vdd-1.84	Vdd-1.7	Vdd-1.62	V	See Figure 15 for waveform.
Output Differential Voltage Swing	V_Swing	1.4	1.5	1.65	V	See Figure 16 for waveform.
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 16 for waveform.
Differential Asymmetry, peak-peak	V_da	-	45	-	mV	See Figure 18 for waveform.
Differential Skew, peak	V_ds	-	±30	-	ps	See Figure 19 for waveform.
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 20 for waveform.
		Р	ower Supp	ly Noise Im	munity	
Dennes Ormalia la dense de l'11		-	9	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz
Power Supply-Induced Jitter Sensitivity	PSJS	-	2.0	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 5.
Power Supply-Induced Phase		-	-79	-	dBc	50 mV peak-peak ripple on VDD.
Power Supply-Induced Phase Noise	PSPN	-	-92	-	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 5.



Table 4. Electrical Characteristics – FlexSwing | Supply voltage ("order code") referred to VDD only: 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 7 and Figure 8 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
			Currer	nt Consump	otion	
Current Consumption, Output Enabled without Termination	ldd_oe_nt	_	29.5	38	mA	Excluding load termination current.
Current Consumption, Output	Idd oo urt	-	37	47.5	mA	Including load termination current, for FlexSwing order code "ER". See Figure 27 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.
Enabled with Termination	Idd_oe_wt	-	37	43.5	mA	Including load termination current, for FlexSwing order code "ER". See Figure 27 for Vdd=2.5 V ±10%, and R3=220 Ohms.
Current Consumption Output Disabled with Termination	ldd_od_wt	_	42.5	53	mA	Including load termination current, for FlexSwing order code "ER". See Figure 27 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
		-	42.5	49.5	mA	Including load termination current, for FlexSwing order code "ER". See Figure 27 for Vdd=2.5 V ±10%, and R3=220 Ohms. Driver output is at logic-high voltage levels.
			Output	Characteri	stics	
Output High Voltage	VOH	VHn -0.13	VHn	VHn +0.1	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn -0.13	VLn	VLn +0.12	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-15%	2*(VHn- VLn)	+15%	V	See Figure 16 for waveform.
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 16 for waveform.
Differential Asymmetry, peak-peak	V_da	-	60	-	mV	See Figure 18 for waveform.
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 19 for waveform.
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. see Figure 20 for waveform.
			Power Sup	oply Noise I	mmunity	
		_	14	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "ER".
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "ER". Using RC power supply filter as shown in Figure 7.
Power Supply-Induced Phase	PSPN	-	-75	_	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "ER".
Noise	POPN	_	-93	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "ER". Using R C power supply filter as shown in Figure 7.



Table 5. Electrical Characteristics – FlexSwing | Supply voltage ("order code") referred to GND, only: 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 7 and Figure 8 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition						
	Gymbol			nt Consump		oonamon						
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	31	37.5	mA	Excluding load termination current.						
		-	38.5	44	mA	Including load termination current, for FlexSwing order code "3E". See Figure 27 for Vdd=1.8 V ±5% and R3=220 Ohms.						
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	38.5	45.5	mA	Including load termination current, for FlexSwing order code "3E". See Figure 27 for Vdd=1.71 V to 3.63 V and R3=220 Ohms.						
Current Consumption Output	ldd od wt	-	44.5	50	mA	Including load termination current, for FlexSwing order code "3E". See Figure 27 for Vdd=1.8 V ±5% and R3=220 Ohms. Driver output is at logic-high voltage levels.						
Disabled with Termination	ldd_od_wt	-	44.5	51.5	mA	Including load termination current, for FlexSwing order code "3E". See Figure 27 for Vdd=1.71 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.						
	Output Characteristics											
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.12	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values						
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.12	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOL (i.e. VLn) values						
Output Differential Voltage Swing	V_Swing	-15%	2*(VHn- VLn)	+15%	V	See Figure 16 for waveform.						
Rise/Fall Time	Tr, Tf	-	170	210	ps	20% to 80%. See Figure 16 for waveform.						
Differential Asymmetry, peak-peak	V_da	-	60	-	mV	See Figure 18 for waveform.						
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 19 for waveform.						
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 20 for waveform.						
			Power Sup	ply Noise I	mmunity							
Damas Ormalia Indiana di 199		-	12	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "3E".						
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "3E". Using RC power supply filter as shown in Figure 7.						
Power Supply-Induced Phase		-	-76	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "3E".						
Noise	PSPN	-	-95	_	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "3E". Using RC power supply filter as shown in Figure 7.						



Table 6. Electrical Characteristics – FlexSwing | Supply voltage ("order code") referred to GND, only:

2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 7 and Figure 8 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition						
			Currer	nt Consump	tion							
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	30	36	mA	Excluding load termination current.						
Current Consumption, Output Enabled with Termination	ldd_oe_wt	_	37.5	44	mA	Including load termination current, for FlexSwing order code "VP". See Figure 27 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.						
Current Consumption Output Disabled with Termination	ldd_od_wt	-	46	53	mA	Including load termination current, for FlexSwing order code "VP". See Figure 27 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.						
Output Characteristics												
Output High Voltage	VOH	VHn - 0.11	VHn	VHn + 0.1	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values						
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 15 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOL (i.e. VLn) values						
Output Differential Voltage Swing	V_Swing	-15%	2*(VHn- VLn)	+15%	V	See Figure 16 for waveform.						
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 16 for waveform.						
Differential Asymmetry, peak-peak	V_da	-	60	-	mV	See Figure 18 for waveform.						
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 19 for waveform.						
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 20 for waveform.						
			Power Sup	ply Noise I	mmunity							
Damas Ormalia Indone di 1994an		-	14	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "VP"						
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "VP". Using RC power supply filter as shown in Figure 7.						
Deven Oversky is done i Direct		_	-75	_	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "VP".						
Power Supply-Induced Phase Noise	PSPN	_	-93	_	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "VP". Using RC power supply filter as shown in Figure 7.						



Table 7. Electrical Characteristics – LVDS | Supply voltage ("order code"): 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 9 and Figure 10 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
				t Consum	otion						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	_	25.5	32	mA	Excluding load termination current.					
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	29	35	mA	Including load termination current. See Figure 31 for termination.					
Current Consumption Output Disabled with Termination	ldd_od_wt	-	34.5	41	mA	Including load termination current. See Figure 31 for termination. Driver output is at logic-high voltage levels.					
Output Characteristics											
Differential Output Voltage	VOD	250	360	450	mV	See Figure 17 for waveform.					
Delta VOD	ΔVOD	-	-	50	mV	See Figure 17 for waveform.					
Offset Voltage	VOS	1.125	1.25	1.375	V	See Figure 17 for waveform.					
Delta VOS	ΔVOS	-	_	50	mV	See Figure 17 for waveform.					
Rise/Fall Time	Tr, Tf	-	290	330	ps	Measured 20% to 80% using Figure 31 for termination. See Figure 16 for waveform.					
Differential Asymmetry, peak-peak	V_da	-	25	-	mV	See Figure 18 for waveform.					
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 19 for waveform.					
Overshoot Voltage, peak	V_ov	-	8	-	%	Measured as percent of VOD. See Figure 21 for waveform.					
			Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter	PSJS	-	18	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz					
Sensitivity	PSJS	-	3.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 9					
	PSPN	-	-73	-	dBc	50 mV peak-peak ripple on VDD.					
Power Supply-Induced Phase Noise	PSPN	-	-88	-	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 9.					



Table 8. Electrical Characteristics – LVDS | Supply voltage ("order code"): 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 9 and Figure 10 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition						
				nt Consum								
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	25.5	32	mA	Excluding load termination current.						
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	29	35	mA	Including load termination current. See Figure 30 and Figure 31 termination.						
Current Consumption Output Disabled with Termination	ldd_od_wt	-	34.5	41	mA	Including load termination current. See Figure 30 and Figure 31 for termination. Driver output is at logic-high voltage levels.						
Output Characteristics												
Differential Output Voltage	VOD	250	330	450	mV	See Figure 17 for waveform.						
Delta VOD	ΔVOD	-	-	50	mV	See Figure 17 for waveform.						
Offset Voltage	VOS	1.125	1.25	1.375	V	See Figure 17 for waveform.						
Delta VOS	ΔVOS	-	-	50	mV	See Figure 17 for waveform.						
Rise/Fall Time	Tr, Tf	-	290	330	ps	Measured 20% to 80% using Figure 31 for termination. See Figure 16 for waveform.						
Differential Asymmetry, peak-peak	V_da	-	25	-	mV	See Figure 18 for waveform.						
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 19 for waveform.						
Overshoot Voltage, peak	V_ov	-	8	-	%	Measured as percent of VOD. See Figure 21 for waveform.						
			Power Sup	ply Noise	mmunity							
Device Complex in deviced littles		-	22.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz						
Power Supply-Induced Jitter Sensitivity	PSJS	-	3.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 9.						
		-	-71	_	dBc	50 mV peak-peak ripple on VDD.						
Power Supply-Induced Phase Noise	PSPN	_	-88	_	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 9.						



Table 9. Electrical Characteristics – HCSL | Supply voltage ("order code"): $2.5 V \pm 10\%$ ("25"), $3.3 V \pm 10\%$ ("33"),2.25 V to 3.63 V ("XX"), $1.8 V \pm 5\%$ ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal supply of2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 11 and Figure 12 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition						
			Currer	nt Consum	ption							
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	25	31	mA	Excluding load termination current.						
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	39.5	45	mA	Including load termination current. See Figure 32 for termination.						
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	45	52	mA	Including load termination current. See Figure 32 for termination. Driver output is at logic-high voltage levels.						
Output Characteristics												
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 15 for waveform.						
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 15 for waveform.						
Output Differential Voltage Swing	V_Swing	1.1	1.4	1.6	V	See Figure 16 for waveform.						
Rise/Fall Time	Tr, Tf	-	340	370	ps	Measured 20% to 80%. See Figure 16 for waveform.						
Differential Asymmetry, peak-peak	V_da	-	65	-	mV	See Figure 18 for waveform.						
Differential Skew, peak	V_ds	-	±70	-	ps	See Figure 19 for waveform.						
Overshoot Voltage, peak	V_ov	-	0	Ι	%	Measured as percent of V_Swing. See Figure 20 for waveform.						
			Power Supp	oly Noise li	mmunity							
Dewer Supply Induced litter		-	27	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz						
Power Supply-Induced Jitter Sensitivity	PSJS	-	3.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 11.						
Device Supply Induced Divers		-	-70	-	dBc	50 mV peak-peak ripple on VDD						
Power Supply-Induced Phase Noise	PSPN	-	-88	_	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 11.						



Table 10. Electrical Characteristics – Low-Power HCSL | Supply voltage ("order code"): 2.5 V ±10% ("25"),

3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"), 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 13 and Figure 14 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
			Currer	nt Consum	ption						
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	26	31.5	mA	Excluding load termination current.					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	26.5	32	mA	Including load termination current. See Figure 33 for termination.					
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	28.5	35	mA	Including load termination current. See Figure 33 for termination. Driver output is at logic-high voltage levels.					
Output Characteristics											
Output High Voltage	VOH	0.8	0.92	1.15	V	See Figure 15 for waveform.					
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 15 for waveform.					
Output Differential Voltage Swing	V_Swing	1.6	1.83	2.0	V	See Figure 16 for waveform.					
Rise/Fall Time	Tr, Tf	-	330	380	ps	Measured 20% to 80%. See Figure 16 for waveform.					
Differential Asymmetry, peak-peak	V_da	I	55	I	mV	See Figure 18 for waveform.					
Differential Skew, peak	V_ds	I	±30	I	ps	See Figure 19 for waveform.					
Overshoot Voltage, peak	V_ov	Ι	1	I	%	Measured as percent of V_Swing. See Figure 20 for waveform.					
			Power Sup	ply Noise I	mmunity						
Dewer Sumply Induced litter		Ι	18	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz					
Power Supply-Induced Jitter Sensitivity	PSJS	-	6.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 13.					
Device Supply Induced Disea		-	-73	-	dBc	50 mV peak-peak ripple on VDD.					
Power Supply-Induced Phase Noise	PSPN	-	-82	_	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 13					



PRELIMINARY

Table 11. Absolute Maximum Ratings

Operation outside the absolute maximum ratings may cause permanent damage to the part. Performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	-	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	-	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		-	135	°C

Table 12. Thermal Considerations^[3]

Package	θ _{JA} (°C/W)	Ѱл (° С/W)	θ _{ЈВ} (°С/W)	θјс,тор (°С/Ѡ)
3225, 6-pin	111	5.1	34	86
2520, 6-pin	126	4.8	39	118
2016 6-pin	149	3.9	40	163

Notes: 3.

 θ_{JA} , Ψ_{JT} , θ_{JB} and θ_{JC} are provided according to JEDEC standards 51-2A, 51-7, 51-8, and 51-12.01 with a 25C ambient and 250 mW power consumption (typical of 1 GHz f_{out}). The conduction thermal resistances θ_{JB} and θ_{JC} are obtained with the assumption that all heat flows from the junction to a heat sink through either the solder pads (θ_{JB}) or the top of the package ($\theta_{JC, Top}$). These may be used in a two-resistor compact model. The values of θ_{JA} and Ψ_{JT} are strongly application dependent, and we report values based on the JEDEC thermal environment. θ_{JA} is the thermal resistance to ambient on a JEDEC PCB - it is a highly conservative estimate, since the JEDEC board does not have vias to PCB planes in the vicinity of the package. Ψ_{JT} can be used to estimate the junction temperature from measurements of the temperature at the top of the package if the thermal environment is similar to the JEDEC environment.

Table 13. Maximum Operating Junction Temperature^[4]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	80°C
85°C	95°C
95°C	105°C
105°C	115°C

Notes:

4. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 14. Environmental Compliance

Parameter	Test Conditions	Value	Unit			
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g			
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g			
Soldering Temperature (follow standard Pb free soldering guidelines) ^[5]	MIL-STD-883F, Method 2003	260	°C			
Moisture Sensitivity Level	MSL1 @ 260°C					
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V			
Charge-Device Model ESD Protection	JESD220C101	750	V			
Latch-up Tolerance	JESD78 Compliant					

Notes:

5. Please refer to SiTime Manufacturing Notes.

PRELIMINARY



Pin Description

Table 15. Pin Description

Pin	Мар		Functionality
1	OE/NF	Output Enable (OE)	H ^[6] : Specified frequency output L ^[7] : OUT: Logic HIGH,
	0E/N	No Function (NF)	Open, 120 k $\!\Omega$ internal pull-down resistor to GND
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions. ^[8]
3	GND	Power	Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage ^[9]




Figure 4. Pin Assignments

Notes:

- OE pin includes a 120 k Ω internal pull-up resistor to VDD when active high, and a 120 k Ω internal pull-down resistor to GND when active low. In noisy environments, the OE pin is recommended to include an external 10 k Ω resistor (Use 10k Ω pull-up if active high OE; use 10k Ω pull-down if 6. active low OE) when the pin is not externally driven. Differential Logic high means OUTP=VOH, OUTN=VOL
- 7.
- Can be left open. Si Time recommends grounding it for better thermal performance. A capacitor of value 0.1 μ F or higher between VDD and GND pins is required. 8.
- 9.



FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL and additionally provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

		Α	В	с	D	E	F	G	н	J	к	L	м	N	Р	Q	R	S	т	U	v	w	x
	Order Code	>	>	>	>	>	>	>	>	>	>	>	>	>	>		>	>	>	>	>	>	>
	V_Swing (V)	Vdd-2.31V	Vdd-2.26V	Vdd-2.21V	Vdd-2.16V	Vdd-2.11V	Vdd-2.06V	Vdd-2.01V	Vdd-1.96V	Vdd-1.91V	Vdd-1.86V	Vdd-1.82V	Vdd-1.77V	Vdd-1.72V	Vdd-1.67V	Vdd-1.62V	Vdd-1.57V	Vdd-1.52V	Vdd-1.47V	Vdd-1.42V	Vdd-1.37V	Vdd-1.32V	Vdd-1.28V
		d-2	4-1	4-1	4-1	d-1	4-1	d-1	- F	d-1	4-1	4-1	d-1	4-1	4-1	d-1	d-1						
		PA	P>	2	P	P	P	P	P 2	P	P	P	P	P	2	P	P	P	P	P>	2	P	P
										AJ	AK	AL	AM	AN	AP	AQ	AR	AS	AT	AU	AV	AW	AX
	А									1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85
	в									BJ	BK	BL	BM	BN	BP	BQ	BR	BS	BT	BU	BV	BW	BX
									1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76
	с									CJ	СК	CL	CM	CN	СР	CQ	CR	CS	СТ	CU	cv	CW	СХ
								1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68
	D							4.00	4 77	DJ	DK	DL	DM	DN	DP	DQ	DR 1.10	DS	DT	DU	DV	DW	DX
							1.94	1.86	1.77	1.69 EJ	1.61 EK	1.52 EL	1.44 EM	1.35 EN	1.27 EP	1.18 EQ	1.10 ER	1.01 ES	0.93 ET	0.85 EU	0.76 EV	0.68 EW	0.59 EX
	E					1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.014	0.93	0.85	0.76	0.68	0.59	0.51
	H					1.54	1.00		1.05	FJ	FK	FL	FM	FN	FP	FQ	FR	FS	FT	FU	FV	FW	-0.51
	F				1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.676	0.59	0.51	0.42
									GH	GJ	GK	GL	GM	GN	GP	GQ	GR	GS	GT	GU	GV		
	G			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34
	н							HG	нн	HJ	нк	HL	HM	HN	HP	HQ	HR	HS	HT	HU			
			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25
	L						JF	JG	JH	n.	JK	JL	JM	JN	JP	JQ	JR	JS	л				
	- -	1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25	
	Z	4.00	4.77	4.00		KE	KF	KG	KH	KJ	KK	KL	KM	KN	KP	KQ	KR	KS	0.40		0.05		
	vii	1.86	1.77	1.69	1.61 LD	1.52 LE	1.44 LF	1.35 LG	1.27 LH	1.18 U	1.10 LK	1.01 LL	0.93 LM	0.85 LN	0.76 LP	0.68 LQ	0.59 LR	0.51	0.42	0.34	0.25		
VHn	L 5	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25			
	H í	1.77	1.05	MC	MD	ME	MF	MG	MH	MJ	MK	ML	MM	MN	MP	MQ	0.51	0.42	0.34	0.23			
	M 2	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25				
			NB	NC	ND	NE	NF	NG	NH	NJ	NK	NL	NM	NN	NP								
	N	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					
	Р	PA	PB	PC	PD	PE	PF	PG	PH	PJ	РК	PL	PM	PN									
	ĽI I	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						
	Q	QA	QB	QC	QD	QE	QF	QG	QH	QJ	QK	QL	QM										
		1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25							
	R	RA	RB	RC	RD 1.10	RE	RF	RG	RH	RJ 0.68	RK	RL 0.51	0.42	0.34	0.25				y Voltag		ailable C		
	\vdash	1.35 SA	1.27 SB	1.18 SC	1.10 SD	1.01 SE	0.93 SF	0.85 SG	0.76 SH	0.68 SJ	0.59 SK	0.51	0.42	0.34	0.25				V±5%		ot Suppo		
	S	5A 1.27	3B 1.18	3C 1.10	1.01	0.93	0.85	0.76	0.68	0.59	ык 0.51	0.42	0.34	0.25					to 3.63	V No	ot Suppo	orted	Į
	H	TA	TB	TC	TD	TE	TF	TG	0.08 TH	0.59 TJ	0.51	-0.42	0.34	0.25				-	/±10%		Blue		
	т	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					3.3	V±10%	Blu	le	Red	
		UA	UB	UC	UD	UE	UF	UG	UH										to 3.63	V	Blue		
	U	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						No	ote 10		Gray		
	v	VA	VB	VC	VD	VE	VF	VG															
	Ľ	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25												
	w	WA	WB	WC	WD	WE	WF																
		0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25													

Table 16. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin

VLn

Note:

10. Please contact SiTime.

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the 2^{nd} column and 2^{nd} row in the table, respectively. The number in each box indicates the nominal differential swing (i.e. VHn – VLn).

For example, order code "FS" selects VHn code "F" (i.e. Vdd-1.144 V) and VLn code "S" (i.e. Vdd-1.530 V) corresponding to a V_Swing of 0.845 V peak-peak, which may be used for supply voltages of 2.5 V \pm 10%, 3.3 V \pm 10% or (2.25 V to 3.63 V). Alternatively, an order code of "GS" corresponds to a VHn code "G" (i.e. Vdd-1.193 V) and a VLn order code "S" (e.g. Vdd-1.530 V) corresponding to a V_Swing of 0.760 V peak-peak, which may be used for a supply voltage of 3.3 V \pm 10%.



Table 17. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin

				_	-	-	6		· ·	~					•			-				v	v
		Code	C N	D	E	F	G	н	1	ĸ	L	M	N	P	Q	R	s	T	U	V	w	×	Y
V_	Swin	g (V)	0.45V	0.49V	0.54V	0.59V	0.64V	0.69V	0.74V	V67.0	0.84V	0.89V	0.94V	V66.0	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V
	A																			AV 1.94	AW	AX	AY
	-			Supp	ly Volta	Øe		Availa	ble Col	ors										1.94 BV	1.86 BW	1.69 BX	1.61 BY
	В				8V±5%	-)range	/ Wand		een										1.86	1.77	1.61	1.52
	c				/ to 3.63			Ģ	ireen										CU	CV	CW	СХ	СҮ
	-			2.5	5V±10%	C)range	Gree	n B	lue	Purple							DT	1.94 DU	1.77 DV	1.69 DW	1.52 DX	1.44 DY
	D				8V±10%		Gre	en	В	lue	Red							1.94	1.86	1.69	1.61	1.44	1.35
	Е			-	/ to 3.6	3V	Gre			Blue	5							ET	EU	EV	EW	EX	EY
				N	ote 11				Gray								FS	1.86	1.77 FU	1.61 FV	1.52 FW	1.35 FX	1.27 FY
	F																1.94	FT 1.77	1.69	1.52	1.44	1.27	1.18
	G																GS	GT	GU	GV	GW	GX	GY
	Ľ															1.94	1.86	1.69	1.61	1.44	1.35	1.18	1.10
	н														1.94	1.86	HS 1.77	НТ 1.61	HU 1.52	HV 1.35	HW 1.27	НХ 1.10	HY 1.01
	.														2.01	2.00	JS	JT	JU	JV	JW	JX	JY
	J													1.94	1.86	1.77	1.69	1.52	1.44	1.27	1.18	1.01	0.93
	к												1.94	1.86	1.77	1.69	КS 1.61	КТ 1.44	KU 1.35	КV 1.18	КW 1.10	КХ 0.93	КҮ 0.85
	-												1.94	1.00	1.77	1.09	1.01 LS	1.44 LT	1.55 LU	LV	LW	U.95	LY
	L											1.94	1.86	1.77	1.69	1.61	1.52	1.35	1.27	1.10	1.01	0.85	0.76
	м															MR	MS	MT	MU	MV	MW	MX	MY
		~									1.94	1.86	1.77	1.69	1.61 NQ	1.52 NR	1.44 NS	1.27 NT	1.18 NU	1.01 NV	0.93 NW	0.76 NX	0.68 NY
	N	/gu								1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.18	1.10	0.93	0.85	0.68	0.59
VHn	Р	VLn + V_Swing /												PP	PQ	PR	PS	PT	PU	PV	PW	РХ	PY
	-	`							1.94	1.86	1.77	1.69	1.61 QN	1.52 QP	1.44 QQ	1.35 QR	1.27 QS	1.10 QT	1.01 QU	0.85 QV	0.76 QW	0.59 QX	0.51
	Q	LL LL						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.01	0.93	0.76	0.68	0.51	0.42
	R											RM	RN	RP	RQ	RR	RS	RT	RU	RV	RW		
	_						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35 SP	1.27	1.18	1.10	0.93	0.85	0.68	0.59	0.42	0.34
	s					1.94	1.86	1.77	1.69	1.61	SL 1.52	SM 1.44	SN 1.35	3P 1.27	SQ 1.18	SR 1.10	SS 1.01	ST 0.85	SU 0.76	SV 0.59	SW 0.51	0.34	0.25
	т									тк	TL	тм	TN	ТР	TQ	TR	TS	TT	TU	TV			
	Ŀ				1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.76	0.68	0.51	0.42	0.25	
	U			1.94	1.86	1.77	1.69	1.61	UJ 1.52	UK 1.44	UL 1.35	UM 1.27	UN 1.18	UP 1.10	UQ 1.01	UR 0.93	US 0.85	UT 0.68	UU 0.59	0.42	0.34		
	v							VH	VJ	VK	VL	VM	VN	VP	VQ	VR	VS	VT	VU				
	Ľ		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.59	0.51	0.34	0.25		
	w		1.86	1.77	1.69	1.61	WG 1.52	WH 1.44	WJ 1.35	WК 1.27	WL 1.18	WM 1.10	WN 1.01	WP 0.93	WQ 0.85	WR 0.76	WS 0.68	WT 0.51	0.42	0.25			
	x					XF	XG	ХН	XJ	ХК	XL	XM	XN	XP	XQ	XR	XS						
	Ļ		1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.42	0.34				
	Y		1.69	1.61	YE 1.52	YF 1.44	YG 1.35	ҮН 1.27	YJ 1.18	YK 1.10	YL 1.01	YM 0.93	YN 0.85	ҮР 0.76	YQ 0.68	YR 0.59	YS 0.51	0.34	0.25				
	-		1.05	ZD	ZE	ZF	ZG	ZH	ZJ	ZK	ZL	ZM	ZN	ZP	ZQ	ZR	0.51	0.54	-0.2.5				
	z		1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.25					
	1		1C 1.52	1D 1.44	1E 1.35	1F 1.27	1G 1.18	1H 1.10	1J 1.01	1K 0.93	1L 0.85	1M 0.76	1N 0.68	1P 0.59	1Q 0.51	0.42	0.34						
			2C	1.44 2D	2E	2F	2G	2H	2J	2K	2L	2M	2N	0.59 2P	0.51	-0.42	0.34						
	2		1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						
	3		3C	3D	3E	3F	3G	3H	3J	3K	3L	3M	3N	0.02		0.05							
L			1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25							

Note: 11. Please contact SiTime.



Test Circuit Diagrams

A 1.5 pF capacitive load is used at each differential output. Because of the additive input capacitance of the active probe used with the oscilloscope, the output characteristics for all signal types are measured with a total of 2 pF capacitive load.

Test Setups for LVPECL Measurements




Figure 5. Test setup to measure LVPECL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) without filter added^[12]




Figure 6. Test setup to measure LVPECL Waveform Characteristics, Current Consumption (with Termination 2)^[13], Output Enable/Disable Time, and Startup Time

Notes:

- 12. See Figure 7 for the test setup to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 13. See Figure 8 for the test setup to measure LVPECL Current Consumption with Termination 1 or without Termination.



SiTime

Test Circuit Diagrams (continued)

Test Setups for FlexSwing Measurements^[14]




Figure 7. Test setup to measure FlexSwing Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added^[15]




Figure 8. Test setup to measure FlexSwing Waveform Characteristics, Current Consumption^[16], Output Enable/Disable Time, and Startup Time

Note:

- 14. The same test circuits are used for FlexSwing referenced to VDD and FlexSwing referenced to GND.
- 15. Test setup is also used to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 16. Test setup is also used to measure LVPECL Current Consumption with Termination 1 or without Termination.



Test Circuit Diagrams (continued)

Test Setups for LVDS Measurements




Figure 9. Test setup to measure LVDS Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 10. Test setup to measure LVDS Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time



Test Circuit Diagrams (continued)

Test Setups for HCSL Measurements




Figure 11. Test setup to measure HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 12. Test setup to measure HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time



Test Circuit Diagrams (continued)

Test Setups for Low-Power HCSL Measurements




Figure 13. Test setup to measure Low-Power HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 14. Test setup to measure Low-Power HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

PRELIMINARY



Waveform Diagrams




Figure 15. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 16. LVPECL, LVDS, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair




Figure 17. LVDS Voltage Levels per Differential Pin

ne

Waveform Diagrams (continued)





Figure 18. Differential Asymmetry (V_da)



V_ds = Average of V_dsr and V_dsf

Figure 19. Differential Skew (V_ds) is measured as the Time between the Average Voltage Level and Crossing Voltage





Figure 20. Overshoot Voltage (V_ov) for LVPECL, FlexSwing, HCSL, Low-power HCSL








Figure 21. Overshoot Voltage (V_ov) for LVDS Output




Figure 23. OE Pin Disable Timing (T_od)

SiTime

Termination Diagrams


LVPECL and FlexSwing Termination


The SiT9501 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 25 and Figure 27, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are

voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption (I_load) into the load termination.

Table 18. Termination Options for LVPECL and FlexSwing Signaling

Signaling	Supply Voltage	Termination Options											
Signaling	Order Codes	Figure 24	Figure 25	Figure 26	Figure 27	Figure 28	Figure 29						
LVPECL referenced to Vdd	"25", "33", "XX"	OK to use I_load = 40 mA with 100 Ω near- end bias resistor	Do Not Use	OK to use I_load = 28 mA	OK to use	OK to use I_load = 28 mA	Do Not Use						
FlexSwing referenced to Vdd			OK to use (see	OK to use ¹⁸	OK to use	OK to use	Do Not Use						
FlexSwing	"25", "33", "XX", "YY"	OK to use ¹⁷	OK to use ¹⁷ Figure 25 for frequency ranges and voltage		OK to use	Do Not Use	Do Not Use						
referenced to Gnd	"18"		swings)	Do Not Use	OK to use	Do Not Use	OK to use						








Figure 26. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network^[18]




Figure 28. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination




Figure 25. Recommended FlexSwing Termination when AC-coupled





Figure 27. LVPECL and FlexSwing with Y-Bias Termination







Termination Diagrams (continued)

LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 30. LVDS AC Termination

Figure 31. LVDS DC Termination at the Load

HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 32. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V





Figure 33. Low-power HCSL Termination

Notes:

- Contact SiTime for optimum R_B values for FlexSwing options.
 Contact SiTime for optimum R1 and R2 values for FlexSwing options.



Dimensions and Patterns — 2.0 x 1.6 mm x mm




Notes:

19. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.

20. A capacitor of value 0.1 μF or higher between VDD and GND is required. An additional 10 μF capacitor between VDD and GND is required for the best phase jitter performance.




Dimensions and Patterns — 2.5 x 2.0 mm x mm





Dimensions and Patterns — 3.2 x 2.5 mm x mm





Additional Information

Table 19. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library/manufacturing-notes-sitime- products
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes
Evaluation Boards	SiT6760EB	TBD

Revision History

Table 20. Revision History

Revision	Release Date	Change Summary
0.5	27-Apr-2020	Advanced datasheet
0.51	18-May-2020	Formatting changes Fixed typos Added 2016 and 2520 packages
0.52	1-Jun-2020	Formatting changes Updated package drawings
0.53	2-Aug-2020	Modified Termination Diagrams section
0.54	23-Sep-2020	Modified LVPECL, FlexSwing, LVDS current consumption specifications Modified phase jitter specification Added FlexSwing order codes Added 250u T&R order code Changed rev table date format
0.55	23-Oct-2020	Trademarks update Modified termination for HCSL and low-power HCSL rise/fall time specs
0.56	15-Dec-2020	Updated current consumption
0.57	5-Jan-2021	Updated FlexSwing Electrical Characteristics tables and description Formatting updates
0.58	20-Jan-2022	General Updates
0.59	21-Mar-2022	General Updates
0.9	29-Jul-2022	Added Test Diagrams section Updated Electrical Characteristics tables and descriptions
0.91	1-Aug-2022	Preliminary datasheet
0.92	12-Aug-2022	Updated Test Diagrams General wording and formatting updates

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2020-2022. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE THIS PRODUCT FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For military and aerospace applications, refer to SiT9551 datasheet or the SiTime Endura products page at http://www.sitime.com/solutions/aerospace-defense.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.