## **MPQ2166B**



6V, Dual 2A/2A or 3A/1A, Low-I<sub>Q</sub>, Synchronous Buck with PG and SS, AEC-Q100 Qualified

### DESCRIPTION

The MPQ2166B is an internally compensated, dual, pulse-width modulation (PWM), synchronous step-down regulator that operates from a 2.7V to 6V input voltage ( $V_{IN}$ ) and generates an output voltage ( $V_{OUT}$ ) as low as 0.6V. The MPQ2166B can be configured as a 2A/2A or 3A/1A output current ( $I_{OUT}$ ) regulator, and is ideal for a wide range of applications, including automotive infotainment, clusters, and telematics, as well as portable instruments.

The MPQ2166B integrates dual,  $55m\Omega$ , highside MOSFETs (HS-FETs) and  $20m\Omega$ synchronous rectifiers to achieve high efficiency without an external Schottky diode. The MPQ2166B offers peak current mode control and internal compensation, and is capable of low-dropout configurations. Both channels can operate at 100% duty cycle.

Full protection features include cycle-by-cycle current limiting and thermal shutdown.

The MPQ2166B requires a minimal number of readily available, standard external components, and is available in a QFN-18 (2.5mmx3.5mm) package.

### FEATURES

- Cooler Thermals:
  - Below 20°C Operating Junction Temperature (T<sub>J</sub>) Rise at 2A/2A, 2.3MHz
  - 90% Efficiency (5V to 1.8V, 2A, 2.3MHz)
  - Low-Ohmic BCD FET Technology
- Low-Noise EMI and EMC:
  - MeshConnect<sup>™</sup> Flip-Chip Package
  - Operates Outside of AM Radio Band
- Reduces Board Size and BOM:
  - Integrated Compensation Network
  - Available in a Small QFN-18 (2.5mmx3.5mm) Package
- Additional Features:
  - Power Good (PG) Output
  - External Soft Start (SS) and Tracking
  - Over-Current Protection (OCP) with Hiccup Mode
  - External Sync Clock
  - 100% Duty Cycle Operation
  - Available in AEC-Q100 Grade 1


### APPLICATIONS


- Automotive Infotainment
- Automotive Clusters
- Automotive Telematics
- Battery-Powered Devices
- Portable Instruments

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



### **TYPICAL APPLICATION**







#### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating**
MPQ2166BGRHE-AEC1***	QFN-18 (2.5mmx3.5mm)	See Below	1

\* For Tape & Reel, add suffix -Z (e.g. MPQ2166BGRHE-AEC1-Z).

\*\* Moisture Sensitivity Level Rating


\*\*\* Wettable Flank

### **TOP MARKING**

BQU YWW LLL

BQU: Product code of MPQ2166BGRHE-AEC1 Y: Year code WW: Week code LLL: Lot number

### PACKAGE REFERENCE





### **PIN FUNCTIONS**

Pin #	Name	Description
1	PG2	<b>Power good for channel 2.</b> The output of PG2 is an open drain. A pull-up resistor to the power source is required if this pin used. When $V_{FB2}$ reaches 90% of the reference voltage ( $V_{REF}$ ), PG2 is pulled high. When $V_{FB2}$ drops to 82% of $V_{REF}$ , it is pulled low to GND.
2	PGND2	<b>Power ground for channel 2.</b> Connect PGND2 to the negative terminals of the input and output capacitors with larger copper areas. PGND2 must be connected to PGND1 externally on the board.
3	SW2	Switch-node connection to the inductor for channel 2. Connect SW2 to the internal high-side MOSFETs (HS-FETs) and low-side MOSFETs (LS-FETs) of the channel 2 buck converter.
4	VIN2	<b>Input supply for channel 2.</b> Place a decoupling capacitor to ground, close to VIN2, to reduce switching spikes.
5	SS2	<b>Soft start for channel 2.</b> Place a capacitor from SS2 to GND to set the soft-start time (tss) externally. Floating this pin activates the internal default 0.5ms soft-start setting.
6	FB2	<b>Feedback for channel 2.</b> FB2 is the input to channel 2's error amplifier (EA). An external resistor divider connects FB2 between the output and ground. The voltage on FB2 is compared to the internal 0.6V V <sub>REF</sub> to set the regulation voltage for channel 2.
7	AGND	Analog ground. Connect AGND to PGND1 and PGND2 externally on the board.
8	VCC	<b>Power supply to the internal regulator for both channels.</b> Decouple VCC with a $0.1\mu$ F to $1\mu$ F capacitor, placed between VCC and AGND. Connect VIN1, VIN2, and VCC together externally. It is not recommended to power VIN1, VIN2, and VCC from a separate power supply.
9	FREQ	Frequency set. Connect a resistor to GND to set the switching frequency (fsw).
10	FB1	<b>Feedback for channel 1.</b> FB1 is the input to channel 1's EA. An external resistor divider connects FB1 between the output and GND. The voltage on FB1 is compared to the internal $0.6V V_{REF}$ to set the regulation voltage for channel 1.
11	SS1	<b>Soft start for channel 1.</b> Place a capacitor from SS1 to GND to set tss externally. Floating this pin activates the internal default 0.5ms soft-start setting.
12	VIN1	<b>Input supply for channel 1.</b> Place a decoupling capacitor to ground, close to VIN1, to reduce switching spikes.
13	SW1	Switch-node connection to the inductor for channel 1. SW1 connects to the internal HS-FETs and LS-FETs of the channel 1 buck converter.
14	PGND1	<b>Power ground for channel 1.</b> Connect PGND1 to the negative terminals of the input and output capacitors with larger copper areas. PGND1 must be connected to PGND2 externally on the board.
15	PG1	<b>Power good for channel 1.</b> The output of PG1 is an open drain. A pull-up resistor to the power source is required if this pin used. When $V_{FB1}$ reaches 90% of $V_{REF}$ , PG1 is pulled high. When $V_{FB1}$ drops to 82% of $V_{REF}$ , it is pulled low to GND.
16	EN1	<b>Enable control for channel 1.</b> Pull EN1 below the specified threshold (0.8V) to shut down the chip. Pull EN above the threshold (0.9V) to enable the chip. Do not float EN1.
17	SYNC	Frequency sync. fsw can be synchronized by an external clock via the SYNC pin.
18	EN2	<b>Enable control for channel 2.</b> Pull EN2 below the specified threshold (0.8V) to shut down the chip. Pull EN above the threshold (0.9V) to enable the chip. Do not float EN2.



#### ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V <sub>IN</sub> )	6.5V
V <sub>SW</sub>	0.3V to V <sub>IN</sub> + 0.3V
All other pins	-0.3V to +6.5V
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	
Continuous power dissipatio	n (T <sub>A</sub> = 25°C) <sup>(2) (7)</sup>
QFN-18 (2.5mmx3.5mm)	3.6W

#### ESD Ratings

Human body model (HBM).....Class 2 <sup>(3)</sup> Charged device model (CDM).....Class C2b <sup>(4)</sup>

#### **Recommended Operating Conditions**

Supply voltage (V <sub>IN</sub> )	2.7V to 6V
Output voltage (VOUT)	0.6V to 5.5V
Operating junction temp (5)	40°C to +125°C

#### Thermal Resistance θ<sub>JA</sub>

QFN-18 (2.5mmx3.5mm)			
JESD51-7 <sup>(6)</sup>	50	12	°C/W
EVQ2166B-RH-00A (7)	34.8	2.7	°C/W

θյς

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Per AEC-Q100-002.
- 4) Per AEC-Q100-011.
- 5) Operating devices at junction temperatures exceeding 125°C is possible. Contact MPS for details.
- 6) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 7) Measured on a MPS standard EVB: a 4-layer, 6.35cmx6.35cm PCB with 2oz thick copper.



### **ELECTRICAL CHARACTERISTICS**

#### $V_{IN} = 5V$ , $T_J = -40^{\circ}C$ to +150°C, typical values are at $T_J = 25^{\circ}C$ , unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Quiescent supply current	la	$V_{IN} = 5V, V_{EN} = 2V,$ $V_{FB} = 0.65V,$ no switching		65	100	μA
Chutdours ourrent		$V_{EN} = 0V, T_{J} = 25^{\circ}C$		0	0.2	μA
Shutdown current	I <sub>SHDN</sub>	$V_{EN} = 0V$			30	μA
Input under-voltage lockout (UVLO) threshold	Vuvlo	VIN1, VIN2, Vcc rising		2.4	2.55	V
Input UVLO hysteresis	Vuvlo_hys	V <sub>IN1</sub> , V <sub>IN2</sub> , V <sub>CC</sub> UVLO hysteresis		230		mV
Regulated feedback (FB)		T <sub>J</sub> = 25°C	0.593	0.6	0.607	V
voltage	V <sub>FB</sub>	T <sub>J</sub> = -40°C to +150°C	0.585	0.6	0.612	V
FB input current	IFB	V <sub>FB</sub> = 0.65V		0	150	nA
EN high threshold	V <sub>EN_H</sub>		0.7	0.9	1.1	V
EN low threshold	V <sub>EN_L</sub>		0.6	0.8	1	V
EN threshold hysteresis	V <sub>EN_HYS</sub>			100		mV
EN input current	I <sub>EN</sub>	$V_{EN} = 2V$		0	150	nA
•	-211	$V_{EN} = 0V$		0	100	
High-side MOSFET (HS-FET) on resistance	R <sub>DS(ON)_P</sub>	V <sub>IN</sub> = 5V		55	100	mΩ
Low-side MOSFET (LS-FET) on resistance	Rds(on)_n	$V_{IN} = 5V$		20	50	mΩ
SW leakage current	Isw_lk	$\label{eq:VEN} \begin{split} V_{\text{EN}} &= 0 \text{V}, \ V_{\text{IN}} = 6 \text{V}, \\ V_{\text{SW}} &= 0 \text{V} \text{ and } 6 \text{V}, \\ T_{\text{J}} &= 25^{\circ}\text{C} \end{split}$	-1	0	+1	μA
HS-FET current limit <sup>(8)</sup>	I <sub>HS_LIMIT</sub>	Source	3.4	4.8	6.2	Α
Low-side (LS) valley current limit <sup>(8)</sup>	IVALLEY			3.9		А
LS-FET current limit		Sink	1			Α
Switching froquency	f	$R_{FREQ} = 560 k\Omega$	350	410	470	kHz
Switching frequency	f <sub>SW</sub>	$R_{FREQ} = 75k\Omega$	1990	2290	2590	kHz
SYNC frequency range	<b>f</b> <sub>SYNC</sub>		0.35		3	MHz
SYNC rising threshold	V <sub>SYNC_R</sub>		1.95	2.15	2.35	V
SYNC falling threshold	V <sub>SYNC_F</sub>		1.5	1.7	1.9	V
SYNC threshold hysteresis	V <sub>SYNC_HYS</sub>			450		mV
SYNC input current	ISYNC	V <sub>SYNC</sub> = 5V		13		μA
Phase shift				180		degrees
Minimum on time <sup>(8)</sup>	t <sub>on_min</sub>			55		ns
Minimum off time <sup>(8)</sup>	toff_min			50		ns
Maximum duty cycle	DMAX			100		%
Thermal shutdown threshold (8)	TD			175		°C
Thermal shutdown hysteresis <sup>(8)</sup>	T <sub>D_HYS</sub>			40		°C
Soft start charge current	lss	$V_{SS} = 0V$	2	3.2	5	μA
Power good (PG) rising threshold	PGOOD <sub>VTH-HI</sub>		0.85	0.9	0.95	V <sub>FB</sub>
PG falling threshold	PGOOD <sub>VTH-LO</sub>		0.77	0.82	0.87	VFB
PG rising deglitch time	tpgood_R			30		μs
PG falling deglitch time	tPGOOD_F			40	1	μs

#### Note:

8) Not tested in production. Guaranteed by design and characterization.

### **TYPICAL CHARACTERISTICS**

 $V_{IN} = 5V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted.




MPQ2166B Rev. 1.0 1/18/2022 MPS


MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

### TYPICAL CHARACTERISTICS (continued)


 $V_{\text{IN}}$  = 5V,  $T_{\text{J}}$  = -40°C to +125°C, unless otherwise noted.




### **TYPICAL PERFORMANCE CHARACTERISTICS**
































 $V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L1 = L2 = 1.5\mu$ H,  $f_{SW} = 2.3$ MHz,  $T_A = 25^{\circ}$ C, unless otherwise noted.



2ms/div.


 $V_{IN}$  = 5V,  $V_{OUT1}$  = 1.8V,  $V_{OUT2}$  = 1.2V, L1 = L2 = 1.5µH,  $f_{SW}$  = 2.3MHz,  $T_A$  = 25°C, unless otherwise noted.







2ms/div.

#### **SCP Steady State**






**Load Transient** I<sub>OUT1</sub> = 1.5A to 3A, I<sub>OUT2</sub> = 0.5A to 1A, 1.6A/µs speed



 $V_{IN}$  = 5V,  $V_{OUT1}$  = 1.8V,  $V_{OUT2}$  = 1.2V, L1 = L2 = 1.5µH,  $f_{SW}$  = 2.3MHz,  $T_A$  = 25°C, unless otherwise noted.



CH1 EN Off, CH2 Steady State


CH1 EN Off, CH2 Steady State I<sub>OUT1</sub> = 2A, I<sub>OUT2</sub> = 0A V<sub>EN1</sub> V<sub>OUT2</sub>/AC

20µs/div.

5mV/div.


V<sub>OUT1</sub> 1V/div.


<sup>I</sup>L1 1A/div.




I<sub>OUT1</sub> = 2A, I<sub>OUT2</sub> = 2A













 $V_{IN}$  = 5V,  $V_{OUT1}$  = 1.8V,  $V_{OUT2}$  = 1.2V, L1 = L2 = 1.5µH,  $f_{SW}$  = 2.3MHz,  $T_A$  = 25°C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.







### FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



### **OPERATION**

The MPQ2166B is a fully integrated, dualchannel, synchronous step-down converter. Both channels use peak current mode control with internal compensation for fast transient response and cycle-to-cycle current limiting.

The MPQ2166B is optimized for low-voltage, portable applications where efficiency and small size are critical.

#### 180° Out-of-Phase Operation

The MPQ2166B operates the two channels 180° out of phase to reduce input current ripple. This allows for a smaller input bypass capacitor to be used. When both channels operate in continuous conduction mode (CCM), two internal clocks are used (see Figure 2). The high-side MOSFET (HS-FET) turns on at the clock's rising edge for the corresponding channel.




Figure 2: 180° Out-of-Phase Operation

If the switching frequency  $(f_{SW})$  is stretched out for each channel during low-dropout mode, then the MPQ2166B runs with a fixed off time and an independent  $f_{SW}$ . After the input voltage  $(V_{IN})$ rises high again, frequency stretch mode ends. Subsequently, pulse-width modulation (PWM) mode resumes and synchronizes with the master oscillator for 180° out-of-phase operation.

# Forced Continuous Conduction Mode (FCCM)

The MPQ2166B works in forced continuous conduction mode (FCCM) with a fixed frequency from no load to full load (see Figure 3). The advantages of FCCM are its controllable frequency and lower output ripple under light-load conditions.




Figure 3: FCCM

#### Enable (EN)

EN is a digital control pin that turns the regulator on and off.

When EN is pulled below the falling threshold voltage (typically 0.8V), the chip shuts down. Pulling EN above the rising threshold voltage (typically 0.9V) turns on the part. Do not float the EN pin, since there is no internal resistor from EN to GND. If EN is floated, the part's status is uncertain, which may lead to unexpected behavior.

#### Soft Start (SS)

The MPQ2166B has a built-in soft start (SS) that ramps up the output voltage ( $V_{OUT}$ ) at a controlled slew rate, preventing overshoot during start-up. The soft-start time ( $t_{SS}$ ) is typically about 0.5ms.

 $t_{SS}$  can also be configured by an external capacitor connected to the SS pin, and can be calculated using Equation (1):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$
(1)

Where  $C_{SS}$  is the external SS capacitor,  $V_{REF}$  is the internal reference voltage (0.6V), and  $I_{SS}$  is the 3.2µA SS charge current.

#### **Oscillator and SYNC Function**

The internal oscillator frequency is set by a single external resistor ( $R_{FREQ}$ ) connected between FREQ and ground. The frequency-setting resistor should be placed close to the device.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.



Figure 4 shows the relationship between  $f_{\text{SW}}$  and  $R_{\text{FREQ}}.$ 




Figure 4: fsw vs. RFREQ

Table 1 shows the  $f_{SW}$  and  $R_{FREQ}$  values.

R <sub>FREQ</sub> (kΩ)	f <sub>sw</sub> (kHz)	R <sub>FREQ</sub> (kΩ)	f <sub>sw</sub> (kHz)				
665	350	90	2000				
499	460	84.5	2100				
200	1000	78.7	2200				
169	1200	75	2300				
130	1500	51	3000				

Table 1: f<sub>sw</sub> vs. R<sub>FREQ</sub>

The internal  $f_{SW}$  can also be synchronized to an external clock applied at the SYNC pin. The rising edge of channel 1's clock is synchronized to the external clock's rising edge, while channel 2's clock remains 180° out-of-phase from channel 1. The recommended external SYNC frequency range is 350kHz to 3MHz. While there is no pulse width requirement, note that there is always parasitic capacitance on the pad. If the pulse width is too short, a clear rising and falling edge may not be seen. It is recommended to make the pulse longer than 100ns.

#### Power Good (PG)

The MPQ2166B has one power good (PG) output to indicate normal operation after SS. PG is the open drain of an internal MOSFET. It should be connected to VIN, VCC, or an external voltage source through a resistor (e.g.  $100k\Omega$ ). After V<sub>IN</sub> is applied, the MOSFET turns on and PG is pulled to GND before SS is ready. Once the FB voltage (V<sub>FB</sub>) reaches 90% of the reference voltage (V<sub>REF</sub>), the MOSFET turns off and PG is pulled high by an external voltage source. If V<sub>FB</sub> drops to 82% of V<sub>REF</sub>, then the PG voltage is pulled to GND to indicate an output failure.

#### **Current Limit and Short Circuit**

Each channel of the MPQ2166B has a typical 4.8A current limit for the HS-FET. If  $V_{FB}$  drops to 60% of  $V_{REF}$  and SS has finished, then the MPQ2166B treats this as a short fault and attempts to recover with hiccup mode.

In hiccup mode, the MPQ2166B disables the output power stage, slowly discharges the soft-start capacitor ( $C_{SS}$ ), and soft starts automatically. If the short-circuit condition still remains, the MPQ2166B repeats this operation cycle until the short circuit is removed and the output rises back to regulation levels.

#### Low-Dropout (LDO) Mode

The MPQ2166B allows the HS-FET to remain on for more than one switching cycle, and increases the duty cycle while  $V_{IN}$  drops down to  $V_{OUT}$ . When the duty cycle reaches 100%, the HS-FET turns on to deliver current to the output up to its current limit. The voltage drop between  $V_{IN}$  and  $V_{OUT}$  is determined by the main switch and the inductor.



#### APPLICATION INFORMATION

#### Setting the Output Voltage

The external resistor divider sets V<sub>OUT</sub>. The feedback resistor (R1) also sets the feedback bandwidth with (FB) loop the internal compensation. Figure 5 shows the feedback network.




Figure 5: Feedback Network

If R1 is estimated to be  $100k\Omega$ , R2 can then be calculated using Equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6V} - 1}$$
 (2)

Table 2 lists the recommended feedback resistor values for common output voltages.

Table 2: Resistor Selection vs. Output Voltage Setting

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	C1 (pF)
1.2	100	100	22
1.5	100	66.5	22
1.8	100	49.9	22
2.5	100	31.6	22
3.3	100	22.1	22

#### Selecting the Inductor

It is recommended to use an inductor with a DC current rating at least 25% greater than the maximum load current for most applications. For the best efficiency, the inductor DC resistance should be below  $20m\Omega$ . For most designs, the inductance can be estimated with Equation (3):

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}}$$
(3)

Where  $\Delta I_{\perp}$  is inductor ripple current.

Choose  $\Delta I_{\perp}$  to be approximately 30% of the maximum load current. The maximum inductor peak current (I<sub>L(MAX)</sub>) can be calculated using Equation (4):

$$\mathbf{I}_{\mathrm{L(MAX)}} = \mathbf{I}_{\mathrm{LOAD}} + \frac{\Delta \mathbf{I}_{\mathrm{L}}}{2} \tag{4}$$

#### Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at fsw should be below the input source impedance to prevent high-frequency switching current from passing to the input source. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

#### Selecting the Output Capacitor

The output capacitor (Co) keeps the output voltage ripple small and ensures a stable regulation loop. The Co impedance should be low at f<sub>SW</sub>. It is recommended to use ceramic capacitors with X5R or X7R dielectrics. If an electrolytic capacitor is used, pay close attention to the output ripple voltage, extra heating, and the selection of the upper feedback resistor due to the large ESR of electrolytic capacitors (see the Setting the Output Voltage section above).

The output ripple ( $\Delta V_{OUT}$ ) can be estimated using Equation (5):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times L \times f_{\text{SW}}} \times (\text{ESR} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{o}}}) (5)$$

#### **Power Dissipation**

IC power dissipation is important in circuit design, not only because of efficiency concerns, but also because of the chip's thermal requirements. Several parameters influence power dissipation, such as conduction loss (P<sub>COND</sub>), dead time (DT), switching loss (P<sub>SW</sub>), MOSFET driver current (PDR), and supply current (Ps).

Based on these parameters, the power loss (P<sub>LOSS</sub>) can be calculated using Equation (6):

$$\mathsf{P}_{\mathsf{LOSS}} = \mathsf{P}_{\mathsf{COND}} + \mathsf{P}_{\mathsf{DT}} + \mathsf{P}_{\mathsf{SW}} + \mathsf{P}_{\mathsf{DR}} + \mathsf{P}_{\mathsf{S}} \tag{6}$$



#### **Thermal Regulation**

Changes in the IC temperature can change the electrical characteristics, especially when the temperature exceeds the IC's recommended operating range. Managing the IC's temperature requires additional considerations to ensure that the IC runs within the maximum allowable temperature junction. Specific layout designs can improve the thermal profile while limiting losses to the efficiency or operating range.

For the MPQ2166B, connect the ground pin on the package to a ground plane on top of the PCB, and use this plane as a heatsink. Connect this ground plane to the ground planes beneath the IC using vias to improve heat dissipation. Given that these ground planes can introduce unwanted EMI noise and occupy valuable PCB space, design their size and shape to match the thermal resistance requirements.

Connecting the ground pin to a heatsink does not guarantee that the IC remains within its recommended temperature limits (e.g. the ambient temperature may exceed the IC's temperature limits). If the ambient air temperature approaches the IC's temperature limit, then the IC can be derated to operate using less power, which helps prevent thermal damage and unwanted electrical characteristics.

## MPQ2166B – 6V, DUAL 2A/2A OR 3A/1A SYNC BUCK REGULATOR, AEC-Q100


#### PCB Layout Guidelines (9)

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 6 and follow the guidelines below:


- 1. Connect PGND1 and PGND2 together at PGND.
- 2. Place the high-current paths (PGND, VIN, and SW) very close to the device with short, direct, and wide traces.
- 3. Place input capacitors on both sides of VIN, as close to VIN and PGND as possible.
- 4. Place the decoupling capacitor as close to VCC and AGND as possible.
- 5. Keep the switching node (SW) short, and route it away from the feedback network.
- 6. Place the external feedback resistors next to FB.
- 7. Do not place vias on the FB trace.
- 8. Connect PGND to a large copper area to improve thermal performance.

#### Note:


9) The recommended PCB layout is based on Figure 7 on page 24.




**Top Layer** 



Mid-Layer 1




Mid-Layer 2



Bottom Layer Figure 6: Recommended PCB Layout



### **TYPICAL APPLICATION CIRCUIT**









QFN-18 (2.5mmx3.5mm) Wettable Flank


#### **PACKAGE INFORMATION**




TOP VIEW




**BOTTOM VIEW** 












**RECOMMENDED LAND PATTERN** 


#### NOTE:

 THE LEAD SIDE IS WETTABLE.
LAND PATTERNS OF PIN3, 4, 12 AND 13 HAVE THE SAME LENGTH AND WIDTH.
ALL DIMENSIONS ARE IN MILLIMETERS.
LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-220.
DRAWING IS NOT TO SCALE.



### **CARRIER INFORMATION**





Part Number	Package Description	Quantity /Reel	Quantity /Tube	Quantity /Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ2166BGRHE- AEC1-Z	QFN-18 (2.5mmx3.5mm)	5000	N/A	N/A	13in	12mm	8mm



### **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	1/18/2022	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.