## $0 \mathrm{~Hz} / \mathrm{DC}$ to 18 GHz , SP4T, MEMS Switch

The ADGM1144 has integrated $10 \mathrm{M} \Omega$ resistors required for floating node avoidance. The presence of these integrated $10 \mathrm{M} \Omega$ resistors saves board space and eliminates floating nodes on the switch. To ensure optimum operation of the ADGM1144, refer to the Critical Operational Requirements section.

Throughout this data sheet, multifunction pins, such as IN1/SDI, are referred to either by the entire pin name or by a single function of the pin, for example $\operatorname{IN} 1$, when only that function is relevant.

## COMPANION PRODUCTS

- Quad PMU : AD5522
- MEMS Switch: ADGM1304, ADGM1004, ADGM1001, ADGM1002, ADGM1003
- Low Noise, LDO : ADP7142, LT1962, LT3045-1


## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Companion Products ..... 1
Functional Block Diagram ..... 1
Specifications ..... 3
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
Electrostatic Discharge (ESD) Ratings ..... 8
ESD Caution ..... 8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 11
Theory of Operation ..... 18
Switch Design ..... 18
Parallel Digital Interface ..... 18
SPI Digital Interface ..... 19
Internal Oscillator Feedthrough ..... 20
Internal Oscillator Feedthrough Mitigation ..... 20
Low Power Mode ..... 20
Typical Operating Circuit. ..... 20
Applications Information. ..... 21
Power Supply Rails ..... 21
Power Supply Recommendations ..... 21
High-Speed Digital Loopback ..... 21
Switchable RF Attenuator. ..... 21
Critical Operational Requirements ..... 23
System Error Considerations Due to On-Resistance Drift ..... 23
On-Resistance Shift Due to Temperature Shock Post Actuations ..... 23
Hot Switching ..... 23
Handling Precautions ..... 24
Solder Stencil Recommendation. ..... 25
Register Summary. ..... 26
Register Details ..... 27
Switch Data Register ..... 27
Outline Dimensions ..... 28
Ordering Guide. ..... 28
Evaluation Boards ..... 28

## REVISION HISTORY

09/2022—Revision 0: Initial Version

## SPECIFICATIONS

$V_{D D}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, A G N D, R F G N D=0 \mathrm{~V}$, all specifications at $25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


## SPECIFICATIONS

Table 1.


## SPECIFICATIONS

Table 1.

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Test Conditions/Comments ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage <br> Input Low Voltage <br> Input Current <br> Capacitance | $\mathrm{V}_{\text {INH }}$ <br> $V_{\text {INL }}$ <br> lincllinh | 2 | $\begin{aligned} & 0.025 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ | Input voltage $\left(\mathrm{V}_{\text {IN }}\right)=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DIGITAL OUTPUTS <br> Output Low Voltage Output High Voltage Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & V_{D D}-0.4 \\ & V \end{aligned}$ | 5 | 0.4 | $V_{\text {MAX }}$ <br> $V_{\text {MIN }}$ <br> pF | Minimum and maximum over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $\begin{aligned} & I_{\text {SINK }}=1 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=1 \mathrm{~mA} \end{aligned}$ |
| POWER REQUIREMENTS <br> Supply Voltage Supply Current <br> Low Power Mode Current ${ }^{9}$ External Drive Voltage ${ }^{10}$ External Drive Current | $V_{D D}$ <br> $I_{D D}$ <br> IDD_EXT_VCP <br> VCP ${ }_{\text {EXT }}$ <br> ICP_EXT_VCP | $\begin{gathered} 3.0 \\ 79.2 \end{gathered}$ | 3.3 <br> 2 <br> 80 | $\begin{aligned} & 3.6 \\ & 2.5 \\ & \\ & 50 \\ & 80.8 \\ & 5 \end{aligned}$ | V <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Minimum and maximum over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Digital inputs $=0$ V or $V_{D D}, S D O$ floating in SPI mode <br> This value is $I_{D D}$ in low power mode |

1 Typical specifications tested at $25^{\circ} \mathrm{C}$ with $\mathrm{V}_{D D}=3.3 \mathrm{~V}$.
${ }^{2}$ RFx is RF1, RF2, RF3, or RF4. INx is $\operatorname{IN} 1, \operatorname{IN} 2$, $\operatorname{IN} 3$, or $\operatorname{IN} 4$.
${ }^{3}$ This value shows the time that it takes for $1 \%$ of a sample lot to fail.
4 Switch is settled after $200 \mu \mathrm{~s}$. Do not apply RF power between $0 \mu \mathrm{~s}$ to $200 \mu \mathrm{~s}$.
${ }^{5}$ RF power must be removed or less than $5 \mathrm{dBm}, 50 \mu \mathrm{~s}$ before turning the switch off.
${ }^{6}$ Disable the internal oscillator to eliminate feedthrough.
7 Spectrum analyzer setup: resolution bandwidth $(R B W)=200 \mathrm{~Hz}$, video bandwidth $(V B W)=2 \mathrm{~Hz}$, span $=100 \mathrm{kHz}$, input attenuator $=0 \mathrm{~dB}$, detector type $=$ peak, maximum hold = off. Measurements taken with one on and off switch port terminated into $50 \Omega$. The fundamental feedthrough noise or harmonic thereof is tested (whichever is the highest).
8 The on-leakage and off-leakage specification depends on the DC voltage level applied to the switch node. For example, if 1 V is applied at RF1 to RFC, the on leakage specification is $0.2 \mu \mathrm{~A}$ and the off leakage specification is $0.1 \mu \mathrm{~A}$. The leakage specification of the switch is mainly driven by the internal $10 \mathrm{M} \Omega$ resistors to ground connected on all the RF nodes to avoid floating nodes.
9 For more details, see the Low Power Mode section.
${ }^{10}$ For more details, see the Internal Oscillator Feedthrough Mitigation section.

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to 3.6 V , AGND, RFGND $=0 \mathrm{~V}$, and all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}$ | Limit at $\mathrm{T}_{\text {MAX }}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 100 |  | ns | SCLK period. |
| $\mathrm{t}_{2}$ | 45 |  | ns | SCLK high pulse width. |
| $t_{3}$ | 45 |  | ns | SCLK low pulse width. |
| $t_{4}$ | 25 |  | ns | $\overline{\text { CS }}$ falling edge to SCLK active edge. |
| $t_{5}$ | 20 |  | ns | Data setup time. |
| $\mathrm{t}_{6}$ | 20 |  | ns | Data hold time. |
| $\mathrm{t}_{7}$ | 25 |  | ns | SCLK active edge to $\overline{\mathrm{CS}}$ rising edge. |
| $\mathrm{t}_{8}$ |  | 20 | ns | $\overline{\text { CS falling edge to SDO data }}$ available. |

## SPECIFICATIONS

Table 2.

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}$ | Limit at $\mathrm{T}_{\text {MAX }}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{9}$ |  | 40 | ns | SCLK falling edge to SDO data available. Measured with a 20 pF load. tg determines the maximum SCLK frequency when SDO is used. |
| $t_{10}$ |  | 25 | ns | $\overline{\mathrm{CS}}$ rising edge to SDO returns to high impedance. |
| $t_{11}$ | 100 |  | ns | CS high time between SPI commands. |
| $t_{12}$ | 25 |  | ns | SCLK edge rejection to $\overline{C S}$ falling edge. |
| $t_{13}$ | 25 |  | ns | $\overline{C S}$ rising edge to SCLK edge rejection. |



Figure 2. Addressable Mode Timing Diagram


Figure 3. Daisy Chain Timing Diagram

## SPECIFICATIONS



Figure 4. SCLK/CS Timing Relationship


Figure 5. Switch Loading Profile

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to AGND | -0.3 V to +6 V |
| Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{D D}+0.3 \mathrm{~V}$ or 30 mA (whichever occurs first) |
| Switch DC Rating ${ }^{2}$ |  |
| Voltage | $\pm 7 \mathrm{~V}$ |
| Current | 220 mA |
| VCP ${ }_{\text {EXT }}$ | 82 V |
| Stand Off Voltage ${ }^{3}$ | $\pm 10 \mathrm{~V}$ |
| RF Power Rating ${ }^{4}$ | 34 dBm |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering (Pb-Free) |  |
| Peak Temperature | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 10 sec to 30 sec |
| Group D |  |
| Mechanical Shock ${ }^{5}$ | 1500 g with 0.5 ms pulse |
| Vibration | 20 Hz to 2000 Hz acceleration at 50 g |
| Constant Acceleration | 30,000 g |

1 Limit the current to the maximum ratings shown.
2 This rating is with respect to the switch in the on position with no RF signal applied.
${ }^{3}$ This rating is with respect to the switch in the off position with no RF signal applied.
4 This rating is with respect to the switch in the on position and terminated into $50 \Omega$.
5 If a device is dropped during handling, do not use the device.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required. $\theta_{\mathrm{JA}}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\text {JCT }}$ is the junction to the top of the case thermal resistance. $\theta_{\text {JCB }}$ is the junction to the bottom of the case thermal resistance.

## Table 4. Thermal Resistance

| Package Type | $\theta_{\text {JA }}$ | $\theta_{\text {JCT }}$ | $\theta_{\text {JCB }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CC-24-11 | 104.3 | 134 | 66.2 | ${ }^{\circ} \mathrm{C} / W$ |

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDDEC JS-001. Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADGM1144

Table 5. ADGM1144, 24-Lead LGA

| ESD Model | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | 150 V for the RF1, RF2, RF3, RF4 <br> and RFC pins <br> 2 kV for all other pins <br> 500 V | 0 |
| FICDM | C2a |  |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


\%
Figure 6. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | IN1/SDI | Parallel Logic Digital Control Input 1 (IN1). The voltage applied to this pin controls the gate of the RF1 to RFC MEMS switch. <br> Serial Data Input (SDI). In SPI mode, this is the serial data input pin. |
| 2 | IN2/CS | Parallel Logic Digital Control Input 2 (IN2). The voltage applied to this pin controls the gate of the RF2 to RFC MEMS switch. <br> Chip Select ( $\overline{\mathrm{CS}})$. In SPI mode, this is the chip select pin. |
| 3 | IN3/SCLK | Parallel Logic Digital Control Input 3 (IN3). The voltage applied to this pin controls the gate of the RF3 to RFC MEMS switch. <br> Serial Clock Input (SCLK). In SPI mode, this is the serial clock input pin. |
| 4 | IN4/SDO | Parallel Logic Digital Control Input 4 (IN4). The voltage applied to this pin controls the gate of the RF4 to RFC MEMS switch. <br> Serial Data Output (SDO). In SPI mode, this is the serial data output pin. |
| 5, 8, 22 | AGND | Analog Ground Connection. It is recommended to connect AGND and RFGND together. |
| 6 | $\overline{\text { PIN/SPI }}$ | Parallel Mode Enable (ㅍN). The parallel-interface ( $\mathbb{N} 1, \operatorname{IN} 2, \operatorname{IN} 3, I N 4$ ) is enabled when this pin is low. SPI Mode Enable (SPI). The SPI interface is enabled when this pin is high. |
| 7 | EXTD_EN | External Voltage Drive Enable. In normal operation, set EXTD_EN low to enable the built-in 10 MHz oscillator, which enables the internal driver IC voltage boost circuitry. Setting EXTD_EN high disables the internal 10 MHz oscillator and driver boost circuitry. With the oscillator disabled, the switch can still be controlled by the logic interface pins (IN1 to IN4) or by the SPI interface, but the VCP pin must be driven with 80 V DC from an external voltage supply. With the oscillator disabled, the ADGM1144 only consumes $50 \mu$ A maximum supply current. Disabling the internal oscillator eliminates the associated 10 MHz noise feedthrough from the switch. |
| $\begin{aligned} & 9,11,13,14,16,17,19, \\ & 21 \end{aligned}$ | RFGND | RF Ground Connection. It is recommended to connect AGND and RFGND together. |
| 10 | RF4 | RF4 Port. This pin can be an input or an output. If unused, the pin must be connected to RFGND or terminate the pin with a $50 \Omega$ resistor to RFGND. |
| 12 | RF3 | RF3 Port. This pin can be an input or an output. If unused, the pin must be connected to RFGND or terminate the pin with a $50 \Omega$ resistor to RFGND. |
| 15 | RFC | Common RF Port. This pin can be an input or an output. |
| 18 | RF2 | RF2 Port. This pin can be an input or an output. If unused, the pin must be connected to RFGND or terminate the pin with a $50 \Omega$ resistor to RFGND. |
| 20 | RF1 | RF1 Port. This pin can be an input or an output. If unused, the pin must be connected to RFGND or terminate the pin with a $50 \Omega$ resistor to RFGND. |
| 23 | VDD | Positive Power Supply Input. For the recommend input voltage, see Table 1. No external AC decoupling capacitors are needed because they are integrated into the package. |
| 24 | VCP | Driver IC Input/Output. In normal operating mode, this pin outputs 80 V DC and must not be loaded externally because there is an internal decoupling capacitor connected to ground in the package. If Pin 7 is high, the internal voltage boost circuity is disabled and an 80 V DC voltage must be input into VCP to drive the switches by the logic interface. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
|  | EP1 | Exposed Pad 1. EP1 is internally connected to AGND. It is recommended to connect EP1 to both AGND and RFGND. |
|  | EP2 | Exposed Pad 2. EP2 is internally connected to RFGND. It is recommended to connect EP2 to both RFGND and AGND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Absolute $R_{\text {ON }}$ vs. Switch Actuation Number, $T_{A}=25^{\circ} \mathrm{C}$, Load Applied During Actuations $=50 \mathrm{~mA}$


Figure 8. $R_{O N}$ Drift vs. Switch Actuation Number, Normalized at Zero, $T_{A}=$ $25^{\circ} \mathrm{C}$, and Load Applied During Actuations $=50 \mathrm{~mA}$


Figure 9. Absolute $R_{O N}$ vs. Switch Actuation Number Over Different Current Applied During Actuations ( $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$ )


Figure 10. $R_{0 N}$ Drift vs. Switch Actuation Number Over Different Current Applied During Actuations, Normalized at Zero ( $\left.T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}\right)$


Figure 11. Absolute $R_{O N}$ vs. Switch Actuation Number Over Different Temperature (Current Applied During Actuations $=50 \mathrm{~mA}, V_{D D}=3.3 \mathrm{~V}$ )


Figure 12. $R_{O N}$ Drift vs. Switch Actuation Number Over Different Temperatures, Normalized at Zero (Current Applied During Actuations = 50 $\left.m A, V_{D D}=3.3 \mathrm{~V}\right)$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 13. Absolute $R_{O N}$ vs. Time (1 ms to 10 sec ) over Different Channels, Multiple Devices, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$, Current $=50 \mathrm{~mA}$


Figure 14. $R_{\text {ON }}$ Drift vs. Time ( 1 ms to 10 sec ) over Different Channels, Multiple Devices, Normalized at Zero, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$, Current $=50 \mathrm{~mA}$


Figure 15. Absolute $R_{O N}$ vs. Time ( 1 ms to 10 sec ) over Different Current Levels, Multiple Devices, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3$ V, RF1 to RFC


Figure 16. $R_{O N}$ Drift vs. Time ( 1 ms to 10 sec ) over Different Current Levels, Multiple Devices, Normalized at Zero, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3$ V, RF1 to RFC


Figure 17. Absolute $R_{O N}$ vs. Time (1 ms to 10 sec ) over Temperature, Multiple Devices, Current $=50 \mathrm{~mA}, V_{D D}=3.3 \mathrm{~V}$, RF1 to RFC


Figure 18. $R_{\text {ON }}$ Drift vs. Time ( 1 ms to 10 sec ) over Temperature, Multiple Devices, Normalized at Zero, Current $=50 \mathrm{~mA}, \mathrm{~V}_{D D}=3.3$ V, RF1 to RFC

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 19. Absolute RoN vs. Time (1 ms to 10 sec ) over Supplies, Multiple Devices, Current $=50 \mathrm{~mA}, V_{D D}=3.3 \mathrm{~V}, \mathrm{RF} 1$ to RFC


Figure 20. $R_{O N}$ Drift vs. Time (1 ms to 10 sec ) over Supplies, Multiple Devices, Normalized at Zero, Current $=50 \mathrm{~mA}, \mathrm{~V}_{D D}=3.3$ V, RF1 to RFC


Figure 21. $R_{\mathrm{ON}}$ vs. Signal Bias Voltage over Supply Voltages (RF1 to RFC On, 50 mA )


Figure 22. RoN vs. Signal Bias Voltage over Temperature (RF1 to RFC On, 50 mA)


Figure 23. $R_{O N}$ vs. Signal Bias Voltage over Different Current Levels, (RF1 to RFC On)


Figure 24. Insertion Loss vs. Frequency, Linear Scale

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 25. Insertion Loss vs. Frequency over Temperature (RF1 to RFC)


Figure 26. Return Loss vs. Frequency (RFx to RFC)


Figure 27. Return Loss vs. Frequency (RFC to RFx)


Figure 28. Return Loss vs. Frequency over Temperature (RF1 to RFC)


Figure 29. Return Loss vs. Frequency over Temperature (RFC to RF1)


Figure 30. Off Isolation vs. Frequency, All Channels Off (RFx to RFC)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 31. Off Isolation vs. Frequency over Temperature, All Channels Off (RF1 to RFC)


Figure 32. Off Isolation vs. Frequency, One Channel On


Figure 33. Off Isolation vs. Frequency over Temperature, RF1 to RFC On


Figure 34. Crosstalk vs. Frequency (RFx to RF1)


Figure 35. Crosstalk vs. Frequency (RFx to RF2)


Figure 36. Crosstalk vs. Frequency over Temperature (RF2 to RF1)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 37. THD vs. Signal Amplitude ( $R_{L}=300 \Omega$, Signal Source Impedance $=20 \Omega$ )


Figure 38. THD $+N$ vs. Signal Amplitude $\left(R_{L}=300 \Omega\right.$, Signal Source Impedance $=20 \Omega$ )


Figure 39. THD vs. Frequency ( $R_{L}=300 \Omega$, Signal Source Impedance $=20 \Omega$ )


Figure 40. THD $+N$ vs. Frequency $\left(R_{L}=300 \Omega\right.$,
Signal Source Impedance $=20 \Omega$ )


Figure 41. Digital Control and RF Test Signal vs. Time ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 42. Switch Capacitance vs. Signal Bias Voltage $\left(V_{D D}=3.3 \mathrm{~V}, T_{A}=\right.$ $25^{\circ} \mathrm{C}$ )

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 43. Capacitance Flatness vs. Signal Bias Voltage $\left(V_{D D}=3.3 \mathrm{~V}, T_{A}=\right.$ $25^{\circ} \mathrm{C}$ )


Figure 44. Output Power (Pout) vs. Input Power $\left(P_{I N}\right)\left(V_{D D}=3.3 V\right)$


Figure 45. Insertion Loss vs. $P_{I N}$


Figure 46. Oscillator Feedthrough vs. Frequency, Wide Bandwidth $\left(V_{D D}=3.3 \mathrm{~V}\right)$


Figure 47. Internal Bleed Resistor Distribution over Temperature (

## THEORY OF OPERATION

## SWITCH DESIGN

The ADGM1144 is a wideband SP4T switch fabricated using Analog Devices, Inc., MEMS switch technology. This technology enables high-power, low loss, low distortion GHz switches to be realized for demanding RF applications.
A key strength of the MEMS switch is that it simultaneously brings together best-in-class high-frequency RF performance and 0 Hz IDC precision performance. This combination coupled with superior reliability and a tiny surface mountable form factor make the MEMS switch the ideal switching solution for all RF and precision signal instrumentation needs.

The switches are electrostatically actuated MEMS structures. An on-board charge pump internally generates the bias voltage ( 80 V ) used for actuation of the switch.

## PARALLEL DIGITAL INTERFACE

The ADGM1144 can be controlled by a parallel-interface. Standard CMOS/low voltage transistor to transistor logic (LVTTL) signals applied through this interface control the independent actuation and release of all of the switch channels of the ADGM1144.

Setting Pin $6(\overline{\mathrm{PIN}} / \mathrm{SPI})$ low enables the parallel control interface. Pin 1, Pin 2, Pin 3, and Pin 4 ( $\operatorname{IN} 1, \operatorname{IN} 2, \operatorname{IN} 3$, and $\operatorname{IN} 4$ ) control the switching functions of the ADGM1144. When Logic 1 is applied to one of these pins, the corresponding switch turns on. Conversely, when Logic 0 is applied, the switch turns off. In SP4T mode, it is possible to connect more than one RFx input to RFC at a time. See Table 7 for the truth table.

When no supply voltage is applied to Pin 23 (VDD), all switches are in an indeterminate state.

Table 7. Truth Table in Parallel Digital Interface Mode

| IN1 | IN2 | IN3 | IN4 | RF1 to RFC | RF2 to RFC | RF3 to RFC | RF4 to RFC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Off | Off | Off | Off |
| 0 | 0 | 0 | 1 | Off | Off | Off | On |
| 0 | 0 | 1 | 0 | Off | Off | On | Off |
| 0 | 0 | 1 | 1 | Off | Off | On | On |
| 0 | 1 | 0 | 0 | Off | On | Off | Off |
| 0 | 1 | 0 | 1 | Off | On | Off | On |
| 0 | 1 | 1 | 0 | Off | On | On | Off |
| 0 | 1 | 1 | 1 | Off | On | On | On |
| 1 | 0 | 0 | 0 | On | Off | Off | Off |
| 1 | 0 | 0 | 1 | On | Off | Off | On |
| 1 | 0 | 1 | 0 | On | Off | On | Off |
| 1 | 0 | 1 | 1 | On | Off | On | On |
| 1 | 1 | 0 | 0 | On | On | Off | Off |
| 1 | 1 | 0 | 1 | On | On | Off | On |
| 1 | 1 | 1 | 0 | On | On | On | Off |
| 1 | 1 | 1 | 1 | On | On | On | On |

## THEORY OF OPERATION

## SPI DIGITAL INTERFACE

The ADGM1144 can be controlled by an SPI digital interface when Pin 6 ( $\mathrm{PIN} / \mathrm{SPI}$ ) is high. SPI Mode 0 or Mode 3 can be used with the ADGM1144 and it operates with SCLK frequencies up to 10 MHz . The default mode when the SPl interface is active is the addressable mode, in which the registers of the ADGM1144 are accessed by a 16 -bit SPI command that is bounded by the state of $\overline{\mathrm{CS}}$. The ADGM1144 can also operate in daisy-chain mode.
The SPI interface pins of the ADGM1144 are $\overline{C S}$, SCLK, SDI, and SDO. Hold $\overline{C S}$ low when using the SPI interface. The data on the SDI is captured on the rising edge of SCLK and data is propagated out of SDO on the falling edge of SCLK. The SDO has a push-pull output driver architecture and does not require pull-up resistors. When not pulled low by the ADGM1144, SDO is in a high-impedance state. The two available SPI operation modes are addressable mode and daisy-chain mode.

## Addressable Mode

Addressable mode is the default mode for the ADGM1144 upon power up. A single SPI frame can only be in addressable mode by a $\overline{\mathrm{CS}}$ falling edge and the succeeding $\overline{\mathrm{CS}}$ rising edge. It is comprised of 16 SCLK cycles. The timing diagram for Addressable Mode is seen in Figure 48 for SPI Mode 0 .
The first SDI bit indicates if the SPI command is a read or write command. The next 7 bits determine the target register address. The remaining 8 bits provide the data to the addressed register. The last 8 bits are ignored during a read command because during these clock cycles SDO propagates out the data contained in the addressed register.

In Mode 0, during any SPI command, SDO sends out 8 alignment bits on the $\overline{C S}$ falling edge and the first seven SCLK falling edges (in Mode 3, the first SCLK falling edge is ignored, as shown in Figure 49) The alignment bits observed at SDO are 0x25.

The switch data register address is determined by the eighth SCLK rising edge. The switch data register propagates out on SDO from the eighth to the 15 th SCLK falling edge during SPI reads. A register write occurs on the 16 th SCLK rising edge during SPI writes.


Figure 48. Addressable Mode Timing Diagram (Mode 0)


Figure 49. Addressable Mode Timing Diagram (Mode 3)

## Daisy-Chain Mode

The connection of several ADGM1144 devices in a daisy-chain configuration is possible. All devices share the same CS and SCLK line, and the SDO of a device forms a connection to the SDI of the next device, creating a shift register. In daisy-chain mode, SDO is an 8 -cycle delayed version of SDI.
The ADGM1144 can only enter daisy-chain mode from the addressable mode by sending the 16 -bit SPI command ( $0 \times 2500$ ) (see Figure 50). When the ADGM1144 receives this command, the SDO of the ADGM1144 devices sends out the same command. This is because the alignment bits at SDO are 0x25. These alignment bits allow multiple daisy connected devices to enter daisy-chain mode in a single SPI frame. A hardware reset is required to exit daisy-chain mode.

For the timing diagram of a typical daisy-chain SPI frame, see Figure 51. When CS goes high, Device 1 writes Command0[7:0] to its switch data register, Device 2 writes Command1 $[7: 0]$ to its switches, and so on. The SPI block uses the last 8 bits it received through SDI to update the switches. After entering daisy-chain mode, the first 8 bits sent out by SDO are $0 \times 00$. When CS goes high, the internal shift register value does not reset back to zero.
An SCLK rising edge reads in data on SDI while data is propagated out on SDO on an SCLK falling edge. The expected number of SCLK cycles must be a multiple of eight before $\overline{C S}$ goes high. When this is not the case, the SPI interface sends the last 8 bits received to the switch data register.


Figure 50. SPI Command to Enter Daisy-Chain Mode


Figure 51. Example of a SPI Frame when Three ADGM1144 Devices are Connected in Daisy-Chain Mode

## Hardware Reset

The digital circuitry of the ADGM1144 goes through an initialization phase during VDD power up. To hardware reset the device, power cycle the VDD input. After power-up or a hardware reset, ensure there is a minimum of $10 \mu \mathrm{~s}$ from the time of power-up or reset before any SPI command is issued. Ensure that the $V_{D D}$ does not drop out during the $10 \mu$ s initialization phase because it may result in incorrect operation of the ADGM1144.

## THEORY OF OPERATION

## Internal Error Status

Where an internal error is detected in the device, it is flagged in the internal error status bits, Bits[7:6], of the SWITCH_DATA register. An internal error results from an error in the configuration of the device at power-up.

## INTERNAL OSCILLATOR FEEDTHROUGH

The ADGM1144 has an internal oscillator running at a nominal frequency of 10 MHz . This internal oscillator drives the charge-pump circuitry that provides the actuation voltage for each of the switch gate electrodes. Although this oscillator is very low power, the 10 MHz signal is coupled to the switch and can be considered a noise spur on the switch channels. The magnitude of this feedthrough noise spur is specified in Table 1 and is typically -123 dBm when one switch is on. The $V_{D D}$ level and temperature changes affect the frequency of the noise spur. For the maximum and minimum frequency range over the temperature range and voltage-supply range, see Table 1.

## INTERNAL OSCILLATOR FEEDTHROUGH MITIGATION

In normal operation, the 80 V actuation voltage is supplied by the driver IC. Setting the EXTD_EN pin (Pin 7) Iow enables the built-in 10 MHz oscillator. This setting enables the charge-pump circuitry to generate the 80 V required for MEMS switch actuation. The internal oscillator is a source of noise that couples through to the RF ports. The magnitude of this feedthrough noise spur is specified in Table 1 and is typically -123 dBm when one switch is on. The internal oscillator feedthrough can be eliminated by setting the EXTD_EN pin high, which disables the internal oscillator and charge-pump circuitry. When the internal oscillator and charge-pump circuitry is disabled, the VCP pin (Pin 24) must be driven with 80 V DC $\left(V^{\left(P_{\text {EXT }}\right)}\right.$ from an external voltage supply, as outlined in Table 6, which is required for MEMS switch actuation. The switch can still be controlled by the digital logic interface pins.

## LOW POWER MODE

Setting the EXTD_EN pin high shuts down the internal oscillator. The ADGM1144 enters the low power quiescent state, drawing only $50 \mu \mathrm{~A}$ maximum supply current.

## TYPICAL OPERATING CIRCUIT

Figure 52 shows the typical operating circuit for the ADGM1144 as it is used in the EVAL-ADGM1144SDZ. The VDD pin is connected to 3.3 V . No decoupling capacitor is required on the VDD pin (Pin 23). The VDD pin has an internal decoupling capacitor connected to ground in the package. RFGND is separated from AGND internally in the device.

It is recommended to connect RFGND to AGND using one large pad on the PCB to short together EP1 and EP2. EP1 and EP2 are not connected internally. Figure 52 shows the ADGM1144 configured to use the internal oscillator as the reference clock to the
driver IC control circuit. Alternatively, set Pin 7 (EXTD_EN) high and apply 80 V DC directly to Pin 24 to disable the internal oscillator and eliminate all oscillator feedthrough. The switches can then be controlled as normal by the logic control interface, IN1 to IN4 (Pin 1 to Pin 4).


Figure 52. ADGM1144 Typical Operating Circuit in Parallel Digital Interface Mode

## APPLICATIONS INFORMATION

## POWER SUPPLY RAILS

The ADGM1144 can operate with unipolar supplies between 3.0 V and 3.6 V .

The device is fully specified at a 3.3 V analog supply voltage.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a unipolar power solution for the ADGM1144 is shown in Figure 53. The ADP7142 is a low dropout linear regulator that operates from 2.7 V to 40 V and is ideal for regulation of high performance analog and mixed-signal circuits operating from 39 V down to 1.2 V rails. The ADP7142 has $11 \mu \mathrm{~V}$ rms output noise independent of the output voltage. The ADP7142 can be used to power the supply rail for the ADGM1144, a microcontroller, and/or other devices in the signal chain.


Figure 53. Unipolar Power Solution
If low noise performance at the power supply is required, the ADP7142 can be replaced by the LT1962 or the LT3045-1.

Table 8. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP7142 | $40 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO linear regulator |
| LT1962 | 300 mA, low noise, micropower, LDO regulator |
| LT3045-1 | $20 \mathrm{~V}, 500 \mathrm{~mA}$, ultra-low noise, ultra-high PSRR linear regulator <br> with voltage for input to output control (VIOC) |

## HIGH-SPEED DIGITAL LOOPBACK

Testing high-speed input and output (HSIO) interfaces, such as peripheral component interconnect express 4.0 ( $\mathrm{PCle} \mathrm{4.0)} \mathrm{and} \mathrm{PCle}$ 5.0 , in a high volume manufacturing environment is a challenge. A common approach to validate an HSIO interface is the implementation of a high-speed loopback test method. This incorporates both high-speed and DC test paths in one configuration.

To perform high-speed loop back testing, generally a pseudorandom bit sequence (PRBS) is transmitted at high speed from the transmitter and received at the receiver end after being looped back on the load board or test board. At the receiver end, the sequence is analyzed to calculate the bit error rate (BER).
DC parametric tests are performed on the input and output pins, such as a continuity test and a leakage test, to ensure device functionality. To perform these tests, the input/output pins of the DUT must be connected directly to a $D C$ instrument where the $D C$ measurement of the input/output pin is executed.

The ADGM1144 offers both high speed digital and DC testing capability with superior density in a small $5.00 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times$ 1.0 mm LGA package, as shown in Figure 54 . The MEMS switch also enables communication from the tester to the device under test (DUT). The ADGM1144 provides excellent performance from DC to 16 GHz , which allows the switch to handle both high-speed signals up to 32 Gbps and precision DC signals.


Figure 54. ADGM1144 Enabling Both High Speed Digital and DC Testing

## SWITCHABLE RF ATTENUATOR

It is common to see RF attenuator networks used in RF instrumentation equipment, such as vector network analyzers, spectrum analyzers, and signal generators. Routing RF signals through an attenuator enables the equipment to accept higher power signals and increase the dynamic range of the instrument. In RF attenuation applications, such as vector network analyzers, spectrum analyzers, and signal generators, maintaining the bandwidth of the signal after it passes through the network is critical. Any degradation of the signal reduces the performance of the equipment. Therefore, the RF characteristics of the switches used for routing are integral to the quality of an attenuator network.
The ADGM1144 MEMS switch is suited for use as a switchable RF attenuator due to its low flat insertion loss, wide RF bandwidth, and high reliability. The ADGM1144, as an SP4T switch, also provides added flexibility. Figure 55 shows an example of an attenuation network configuration using two ADGM1144 switches and three different attenuators. The fourth channel of the switches is used as a nonattenuated route.

## APPLICATIONS INFORMATION



Figure 55. Switching RF Attenuators Using ADGM1144 MEMS Switches

## CRITICAL OPERATIONAL REQUIREMENTS

## SYSTEM ERROR CONSIDERATIONS DUE TO ON-RESISTANCE DRIFT

The Ron performance of the ADGM1144 is affected by device to device variation, channel to channel variation, cycle actuations, settling time post turn on, bias voltage, and temperature changes.

In a $50 \Omega$ system, the on-resistance drift over switch actuations $\left(\Delta R_{0 N}\right)$ can introduce system inaccuracy. Figure 56 shows the ADGM1144 connected with the load in a $50 \Omega$ system, where $R_{S}$ is the source impedance and $\mathrm{V}_{S}$ is the voltage source. To calculate the system error caused by the ADGM1144 on-resistance drift, use the following equation:
System Error (\%) $=\Delta R / R_{L}$
where:
$\Delta R$ is the ADGM1144 on-resistance drift.
$R_{L}$ is the load impedance.
The ADGM1144 on-resistance drift also affects insertion loss, which must be considered when using the device. To calculate the on-resistance impact on insertion loss, use the following equation:

Insertion Loss $=10 \log \left(1+\left(\Delta R / R_{L}\right)\right)$


Figure $56.50 \Omega$ System Representation Where the ADGM1144 Is Connected with the Load

Table 9. System Error and Insertion Loss Error Due to ADGM1144 R RN Drift On-Resistance

| Drift | System Error (\%) | Insertion Loss Error (dB) |
| :--- | :--- | :--- |
| 0.7 | 1.4 | 0.06 |
| 2 | 4 | 0.17 |

The on-resistance drift over time specification is $-0.32 \Omega$ (maximum) measured after 100 ms , as shown in Figure 13 to Figure 20. According to the plots, the on-resistance drift over time is $-0.06 \Omega$ (typical) after 100 ms . The on resistance of the ADGM1144 typically drifts by $-0.04 \Omega$ per decade. For example, after 100 ms , the on resistance drifts $-0.06 \Omega$. After 1 sec , the on resistance drifts $-0.1 \Omega$, and after 10 sec , it drifts $-0.14 \Omega$. Therefore, after 1000 sec , the on resistance is expected to drift by $-0.22 \Omega$.

## ON-RESISTANCE SHIFT DUE TO TEMPERATURE SHOCK POST ACTUATIONS

When the switch is actuated multiple times at one temperature, and if there is a sudden shift in this temperature, a large shift is shown in the switch. Figure 57 shows the absolute $\mathrm{R}_{\text {on }}$ performance of the population of devices over actuations at different actuation frequencies. During this measurement, the switch is actuated at $85^{\circ} \mathrm{C}$ and the switch $\mathrm{R}_{0 \mathrm{~N}}$ is measured at $25^{\circ} \mathrm{C}$. Actuating the switch at $85^{\circ} \mathrm{C}$ and measuring R R ON at $25^{\circ} \mathrm{C}$ is the most severe condition for the ADGM1144 $R_{\text {ON }}$ drift over actuations.


Figure 57. Population vs. Absolute $R_{O N}$, Switch Actuated at $85^{\circ} \mathrm{C}$ and $R_{O N}$ Measured at $25^{\circ} \mathrm{C}$, Actuation Frequency $=289 \mathrm{~Hz}, V_{D D}=3.3 \mathrm{~V}$

## HOT SWITCHING

Hot switching occurs by cycling the switch on or off with an excessive voltage or current applied to the switch. The presence of the applied signal during the switching cycle damages the switch contacts. Hot switching damage is dependent on the current or the voltage levels. Hot switching causes a significant reduction in the cycle lifetime of the switch, as shown in Figure 61 and Figure 63. Figure 58 shows the hot switching condition when the switch is turned on with 1 V present at the switch terminal during switching. With a voltage across an off switch, damage can occur as the contact or switch closes.


Figure 58. Hot Switching Condition When Turning the Switch from Off to On State

Figure 59 shows the hot switching condition when the switch is turned off with 10 mA passing through the switch during switching. With current passing through an on switch, damage can occur as the contact or switch opens.

## CRITICAL OPERATIONAL REQUIREMENTS

## SWITCH IS ON



NOTES

1. THE PRESENCE OF THE APPLIED SIGNAL DURING SWITCHING CYCLE DAMAGES THE SWITCH CONTACTS.

Figure 59. Hot Switching Condition When Turning the Switch from On to Off State


Figure 60. RF Hot Switching Setup


Figure 61. RF Hot Switching Probability Distribution on Log Normal (RF Power $=$ Continuous Wave, Terminated into $50 \Omega, T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$ )


Figure 62. DC Hot Switching Setup


Figure 63. DC Hot Switching Probability Distribution on Log Normal (Terminated into $50 \Omega, T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$ )

## HANDLING PRECAUTIONS

## ESD Precautions

All RF pins (RF1, RF2, RF3, RF4 and RFC) of the ADGM1144 pass the following ESD limits:

- 150 V, Class 0 HBM, ANSI/ESDA/JEDEC JS-001-2010
- 500 V FICDM

All the RFx pins are rated to 500 V FICDM, making the device safe for automated handling and assembly process. Take standard ESD precautions during manufacturing.
The 150 V HBM rating for the RF1, RF2, RF3, RF4 and RFC pins of the ADGM1144 is susceptible to ESD surge due to human body contact. Add ESD protection if human body contact is expected.

## CRITICAL OPERATIONAL REQUIREMENTS

## Electrical Overstress (EOS) Precautions

The ADGM1144 is susceptible to EOS. Therefore, observe the following precautions:

- The ADGM1144 is an ESD sensitive device that observes all normal handling precautions, including working only on static dissipative surfaces, wearing wrist straps or other ESD control devices, and storing unused devices in conductive foam.
- Avoid running measurement instruments, such as digital multimeters (DMMs), in autorange modes. Some instruments can generate large transient compliance voltages when switching between ranges.
- Use the highest practical DMM range setting (the lowest resolution) for resistance measurements to minimize compliance voltages, particularly during switching.
- Coaxial cables can store charge and lead to EOS when directly connected to the switch. Discharge cables before connecting directly to the switch.
- Avoid connecting capacitive terminations directly to the switch, as shown in Figure 64. A shunt capacitor can store a charge that can potentially lead to hot switching events when the switch opens or closes, affecting the lifetime of the switch.


Figure 64. Avoid Large Capacitor Directly Connected to the Switch

## Mechanical Shock Precautions

The ADGM1144 passes Group D mechanical shocks tests, as detailed in the Absolute Maximum Ratings section. Do not use the device if it is dropped. To reduce excessive mechanical shock and ESD events, avoid handling of loose devices, as outlined in Figure 65.


Figure 65. Situations to Avoid During Handling

## SOLDER STENCIL RECOMMENDATION

To avoid solder voids under the ADGM1144, it is recommended to use a 0.0767 mm ( 3 mil) thick solder stencil with nano coating. The aperture size for the solder stencil must be 1:1, and divide the paste mask with multiple pads, as shown in Figure 66. Poor soldering can impact the RF performance of the ADGM1144.


Figure 66. Solder Stencil Recommendation for ADGM1144 (Dimensions Shown in Millimeters)

## REGISTER SUMMARY

Table 10. Register Summary

| Register (Hex) | Name | Bit $7 \quad$ Bit 6 | Bit 5 Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x20 | SWITCH_DATA | INTERNAL_ERROR | RESERVED |  |  | DATA |  | 0x00 | R/W |

## REGISTER DETAILS

## SWITCH DATA REGISTER

## Address: 0x20, Reset: 0x00, Name: SWITCH_DATA

The switch data register controls the status of the two switches of the ADGM1144.
Table 11. Bit Descriptions for SWITCH_DATA

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | INTERNAL_ERROR | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | These bits determine if an internal error has occurred. No error detected. <br> Error detected. <br> Error detected. <br> Error detected. | 0x0 | R |
| [5:4] | RESERVED |  | These bits are reserved. Set these bits to 0. | 0x0 | R |
| 3 | SW4_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable bit for Switch 4. <br> Switch 4 open. <br> Switch 4 closed. | 0x0 | R/W |
| 2 | SW3_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable bit for Switch 3. Switch 3 open. <br> Switch 3 closed. | 0x0 | R/W |
| 1 | SW2_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable bit for Switch 2. Switch 2 open. Switch 2 closed. | 0x0 | R/W |
| 0 | SW1_EN | 0 | Enable bit for Switch 1. <br> Switch 1 open. <br> Switch 1 closed. | 0x0 | R/W |

## OUTLINE DIMENSIONS



Figure 67. 24-Lead Land Grid Array [LGA] $5 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 1.0 mm Package Height (CC-24-11) Dimensions shown in millimeters

Updated: August 31, 2022

## ORDERING GUIDE

|  |  |  |  | Package |
| :--- | :--- | :--- | :--- | :--- |
| Model $^{1}$ | Temperature Range | Package Description | Packing Quantity | Option |
| ADGM1144BCCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | LGA/CASON/CH ARRY SO NO LD | Reel, 1500 | CC-24-11 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

| Model $^{1}$ | Description |
| :--- | :--- |
| EVAL-ADGM1144SDZ | Evaluation Board |
| ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part. |  |

