





Features

- · High density cell design for extremely low RDS(on)
- Rugged and Reliable

Application

- Direct Logic-Level Interface: TTL/CMOS
- Drivers: Relays, Solenoids, Lamps, Hammers, Display, Memories, Transistors, etc.
- Battery Operated Systems
- Solid-State Relays

Absolute Maximum Ratings (Ta = 25°C Unless otherwise specified)

Parameter		Symbol	Value	Unit	
Drain-Source Voltage		VDSS	60	V	
Gate-Source Voltage		Vgss	±20	V	
Continuous Drain Current	Vgs =10V	lp	0.36		
Continuous Drain Current Tamb = 100°C*	Vgs =10V	ID	0.23	Α	
Peak Drain Current Tamb = 25°C; single pulse; tp ≤ 10µs		lдм	1.2	Λ	
Total Power Dissipation**			350		
Total Power Dissipation*		Ptot	420	mW	
Total Power Dissipation Tsp = 25°C			1140		
Junction temperature		TJ	-55 to +150		
Ambient temperature		Tamb	-55 to +150	°C	
Storage temperature		Tstg	-65 to +150		
Source current		Is	0.36	А	
Electrostatic discharge voltage HBM		VESD	1500	V	

Thermal Resistance

Parameter		Symbol	Тур.	Max.	Unit
Thermal resistance from junction to ambient*	in free air	D#=/: ->	310	370	
Thermal resistance from junction to ambient**	in free air Rth(j-a)		1	300	K/W
Thermal resistance from junction to solder point	t	Rth(j-sp)	-	115	







Electrical Characteristics at (TA = 25 °C Unless otherwise specified)

Dougenster	Sumbal Test Conditions	Value			11-24	
Parameter	eter Symbol Test Conditions		Min.	Тур.	Max.	Unit
Static characteristics				-		
Drain-Source Breakdown Voltage	V(BR)DSS	ID = 250μA; VGS = 0V; TJ = 25°C	60	-	-	
Gate-Source Threshold Voltage	VGSth	ID = 250μA; VDS = VGS; TJ = 25°C	0.48	1.1	1.6	V
Drain Lackage Current	Inno	Vps = 60V; Vgs = 0V; Tj = 25°C	-	-	1	
Drain Leakage Current	IDSS	Vps = 60V; Vgs = 0V; Tj = 150°C	-	-	10	μA
		Vgs = 20V; Vps = 0V; Tj = 25°C	-	-	10	
	lgss	Vgs = -20V; Vds = 0V; TJ = 25°C	-	-	10	- μA
Gate Leakage Current	IGSS	Vgs = 10V; Vps = 0V; Tj = 25°C	-	-	1.0	
		Vgs = -10V; Vps = 0V; Tj = 25°C	-	-	1.0	
		Vgs = 10V; ID = 350mA; TJ = 25°C	-	1.1	1.6	Ω
Drain-Source On-State Resistance		Vgs = 10V; ID = 350mA; TJ = 150°C	-	2	3.2	
	RDSon	Vgs = 4.5V; ID = 200mA; TJ = 25°C	-	1.2	2.2	
		Vgs = 2.5V; ID = 10mA; TJ = 25°C	-	1.9	6.5	
Forward Trans conductance	gfs	VDS = 10V; ID = 200mA; TJ = 25°C	-	700	-	mS
Dynamic Characteristics					•	
Total Gate Charge	QG(tot)		-	0.6	0.7	
Gate-Source Charge	Qgs	VDS = 30V; ID = 300mA; VGS = 4.5V; TJ = 25°C	-	0.1	-	nC
Gate-Drain Charge	QGD	VG3 = 4.5V, 13 = 25 C	-	0.2	-	
Input Capacitance	Ciss		-	42	56	
Output Capacitance	Coss	VDS = 10V; f = 1MHz; VGS = 0V; TJ = 25°C	-	7	-	pF
Reverse Transfer Capacitance	Crss	13 – 25 C	-	4	-	
Turn-on Delay Time	td(on)		-	5	10	
Rise Time	tr	$V_{DS} = 40V; R_{L} = 250\Omega; V_{GS} = 10V; R_{G(ext)} = 6\Omega; T_{J} = 25^{\circ}C$	-	5	-	
Turn-off Delay Time	td(off)		-	38	76	ns
Fall time	tf]	-	20	-	
Source-Drain Diode						
Source-Drain Voltage	VsD	Is = 300mA; Vgs =0V; TJ = 25°C	0.47	0.8	1.2	V

Note:

Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb free solder is used.


Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.




^{*}Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

^{**}Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 1cm².








Reflow Profiles in Tabular Form


Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat Temperature Range Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: Temperature Time	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.

Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used



The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder








Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System Pb-Free Syste	
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp.	Within 125°C of Solder Temp.
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max.


Typical Characteristics Curves

Fig 1: Normalized total power dissipation as a function of junction temperature




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2: Normalized continuous drain current as a function of junction temperature



 $I_{der} = \frac{I_D}{I_{D(25^*O)}} \times 100\,\%$

Fig 3: Safe operating area; junction to ambient; continuous and peak drain currents as a function of drain-source voltage



I_{DM} is a single pulse

(1) $t_p = 1 \text{ ms}$

(2) $t_p = 10 \text{ ms}$


(3) $t_p = 100 \text{ ms}$

(4) DC; T_{sp} = 25 °C

(5) DC; T_{amb} = 25 °C; 1 cm² drain mounting pad


multicomp PRO

Fig 4: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values




FR4 PCB, standard footprint

Fig 5: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, mounting pad for drain 1 cm²

Fig 6: Output characteristics: drain current as a Fig 7: Drain-source on-state resistance as a function function of drain-source voltage; typical values



of drain current; typical values





Fig 8: Sub-threshold drain current as a function of gate-source voltage



- (1) minimum values
- (2) typical values
- (3) maximum values

Newark.com/multicomp-pro Farnell.com/multicomp-pro sg.element14.com/b/multicomp-pro




(5) V_{GS} = 4.5 V

(6) V_{GS} = 10 V




Fig 9: Drain-source on-state resistance as a function of gate-source voltage; typical values




(2) T_j = 25 °C

Diagram

SOT-23 SMD Package



Suggested Pad Layout





- 1. Gate
- 2. Source 3. Drain

Part Number Table

Description	Part Number	
N Channel Plastic Encapsulate MOSFET, SOT 23	BSS138BK	

Dimensions: Millimetres

Important Notice: This data sheet and its contents (the "Information") belong to the members of the AVNET group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp Pro is the registered trademark of Premier Farnell Limited 2019.

