



## **OXU200 USB High-Speed Peripheral Controller**

### **Features**

- High-speed USB peripheral controller
- Compatible with the *Universal Serial Bus Specification, Revision 2.0*
- Single 3.3 V power supply, flexible I/O voltage of 1.65 V to 3.6 V (LVCMOS/TTL) to interface to a wide range of CPUs and DSPs
- 16-bit memory mapped interface can gluelessly interface to most popular microprocessors and DSPs
- 8 Kbytes of on-chip SRAM buffer, optimized for performance and cost
- DMA slave channel lowers CPU utilization
- Allows up to 8 bi-directional endpoints for support of multi-function systems
- Transfer-oriented control model handles all USB signaling and packetization, minimizes CPU loading
- Low power operation, suitable for mobile applications
- Ultra-low-power sleep mode and power-saving suspend state
- Integrated PLL supports 12 MHz external crystal or crystal oscillator
- Small package and footprint saves board space
  - 12×12 mm LQFP, 100-pin, RoHS compliant
  - 6×6 mm BGA, 64-ball, RoHS compliant
- Fast microprocessor access cycle and multi-buffering support for all four types of USB transfers
- Operating temperature range: -40° to 85° C

## Device Overview

The Oxford Semiconductor OXU200 is a low-cost, single-port USB high-speed peripheral controller. It is designed for high performance and enables embedded systems to perform high-speed USB data transfers for peripheral connectivity when connected to a USB host.

The low-power, high-performance design and small package size make the OXU200 ideal for adding high-speed USB into a broad range of mobile consumer electronics, including cell phones, portable GPS devices, and PDAs.


The OXU200 has a 16-bit SRAM-like memory-mapped interface and flexible I/O voltage that can connect gluelessly to most popular CPUs and DSPs. The 8 Kbytes of on-chip SRAM buffer is cost and performance optimized to reduce system interrupts and minimize processor overhead.

Software solutions for the OXU200 include USB device drivers and the Oxford Semiconductor USBLINK™ product suite. USBLINK Peripheral has been ported to a wide variety of real time operating systems including VxWorks®, ThreadX®, and Nucleus®.

In addition, Oxford Semiconductor also makes available low-level controller drivers for other native USB stacks such as those included with Windows® CE 5.0 and Linux® 2.6.x.

Figure 1 shows the OXU200 architectural diagram.

**Figure 1 OXU200 Architectural Diagram**



## Development Support

The OXU200 product suite includes the USB controller as well as the protocol stacks and the driver software that enable a wide variety of USB applications. This unique ability to deliver a total hardware and software solution sets Oxford Semiconductor apart from other semiconductor companies and benefits customers by:

- Shortening time to market
- Reducing risk
- Offering a single source for hardware and software, thereby reducing the number of suppliers the customer has to deal with

Oxford Semiconductor is a Microsoft® Windows® Embedded Partner and has developed peripheral controller drivers for Windows CE 5.0. Similar software support is also available for Linux® 2.6.x.

For customers using a real time operating system (RTOS) such as VxWorks®, ThreadX®, Nucleus®, OSE, LynxOS® and AMX™ among others, Oxford Semiconductor offers its USBLink peripheral software solution.

The USBLink Product Suite is a modularized approach to providing USB connectivity for a wide variety of embedded products. Due to its flexible architecture and broad based support for USB host, peripheral and OTG applications, Oxford Semiconductor can tailor the USBLink software deliverables to meet each customer's USB requirements.

The USBLink solutions are configurable and can support systems with:

- Big or little endian processors
- DMA or non-DMA USB controllers
- A wide variety of USB controllers, including the OXU200
- A broad range of operating systems

Oxford Semiconductor has over eight years of experience developing embedded USB technology. Its USBLink software has been ported to over twenty different operating systems and a wide variety of embedded architectures. USBLink is shipping in many millions of units.

## Sample Applications

- Cell phones
- Personal Digital Assistants (PDA)
- Portable media players
- Portable GPS systems

## Electrical Characteristics

Table 1 to Table 6 detail the required operating conditions for the device and the DC and AC electrical characteristics.

Symbol	Parameter	Condition	Min	Max	Unit
$V_{DD3.3}$	3.3 V power supply		-0.3	4.0	V
$V_{DD1.8}$	1.8 V power supply		-0.3	2.16	V
$V_{DDW}$	Wide-range I/O power supply		-0.3	4.0	V
$V_I$	DC input voltage		-0.3	4.0	V
$T_S$	Storage temperature		-40	+150	°C

**Note:** Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the normal operating conditions specified in the following section. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Condition	Min	Max	Unit
$V_{DD3.3}$	3.3 V power supply		2.97	3.63	V
$V_{DD1.8}$	1.8 V power supply		1.62	1.98	V
$V_{DDW}$	Wide-range I/O power supply		1.62	3.63	V
$V_{I3.3}$	DC input voltage of 3.3 V pins		0	3.6	V
$V_{IW}$	DC input voltage of wide-range pins		0	$1.1 \cdot V_{DDW}$	V
$T_O$	Operating temperature		-40	+85	°C

Symbol	Parameter	Condition	Min	Max	Unit
$V_{HSDIFF}$	High-speed differential input sensitivity	$ V_{I(DP)} - V_{I(DM)} $	300		mV
$V_{HSCM}$	High-speed data signaling common mode range		-50	500	mV
$V_{HSSQ}$	High-speed squelch detection threshold	Squelch detected		100	mV
		No squelch detected	150		mV
$V_{HSIO}$	High-speed idle output voltage (differential)		-10	10	mV
$V_{HSOL}$	High-speed low-level output voltage (differential)		-10	10	mV
$V_{HSOH}$	High-speed high-level output voltage (differential)		-360	400	mV
$V_{CHIRPK}$	Chirp-K output voltage (differential)		-900	-500	mV

Symbol	Parameter	Condition	Min	Max	Unit
$V_{OL}$	Low-level output voltage			0.4	V
$V_{OH}$	High-level output voltage	$V_{DDW} = 3.3\text{ V}$	2.4		V
		$V_{DDW} = 1.8\text{ V}$	$0.75 \cdot V_{DDW}$		V
$V_{IL}$	Low-level input voltage	$V_{DDW} = 3.3\text{ V}$		0.8	V
		$V_{DDW} = 1.8\text{ V}$		$0.3 \cdot V_{DDW}$	V
$V_{IH}$	High-level input voltage	$V_{DDW} = 3.3\text{ V}$	2.0		V
		$V_{DDW} = 1.8\text{ V}$	$0.7 \cdot V_{DDW}$		V
$C_{IN}$	Input capacitance		2.2 (typical)		pF
$C_{OUT}$	Output capacitance		2.2 (typical)		pF
$C_{BI}$	Bi-directional capacitance		2.2 (typical)		pF
$I_{IN}$	Input leakage current	No pull up or pull down	-10	10	$\mu\text{A}$

**Note:** The capacitances listed above do not include pad capacitance and package capacitance. One can estimate pin capacitance by adding pad capacitance of about 0.5 pF and the package capacitance, which is about 0.86 pF max for LQFP.

Symbol	Parameter	Condition	Min	Max	Unit
$V_{\text{rout}}$	Output voltage	Driving current $\leq 100\text{ mA}$	1.8 (typical)		V
$I_{\text{rdrive}}$	Driving current	$V_{DD3.3A} = 3.3\text{ V}$ Output voltage = 1.8 V		150	mA
$t_{\text{rst}}$	Start-up time when enabled	$V_{DD3.3A} = 3.3\text{ V}$ $V_{\text{REGOUT}} = 1.62\text{ V (90\%)}$	25 (typical)		$\mu\text{s}$

**Note:** The  $V_{DD3.3A}$  pin that corresponds to the regulator supply is QFP pin 81.

Symbol	Parameter	Condition	Min	Max	Unit
$t_{\text{HSR}}$	High-speed differential rise time		500		ps
$t_{\text{HSF}}$	High-speed differential fall time		500		ps
$R_{\text{DRV}}$	Driver output impedance	Equivalent resistance used as internal chip	40.5	49.5	$\Omega$

## Power Consumption

Table 7 gives typical power consumption figures for the OXU200.

<i>Table 7 OXU200 Power Consumption</i>			
	Min	Max	Unit
Peripheral operational current, High Speed		75	mA
Peripheral operational current, Full Speed		50	mA
Peripheral suspend state current	400 (typical)		μA
Power save state current	150 (typical)		μA

The above measurements are at typical process corner and room temperature and do not account for process and temperature variations.

Peripheral operational current is measured with a 5 m cable with maximum switching and BULK OUT transfer at 400 Mbps with 92.6% bus utilization during one microframe. The actual average current in customer applications will be lower.

# Pin Layout

The OXU200 is supplied as a 100-pin LQFP package and as a 64-ball BGA package. [Figure 2](#) shows the pin layout of the 100-pin OXU200-LQAG package.

**Figure 2 OXU200 100-Pin LQFP Package (Top View)**



[Table 8](#) lists the LQFP pin allocations.

<b>Table 8 OXU200 100-Pin LQFP Pin Allocations (Sheet 1 of 2)</b>				
Pin	No. Bits	Type <sup>(1)</sup>	Name	Description
<b>Processor Interface (33 pins)</b>				
2, 3, 4, 5, 8, 9, 10, 11, 13, 14, 15, 16, 96, 97, 98, 99	16	MSBCT	D <sub>0</sub> - D <sub>15</sub>	16-bit data bus. Pull-up/pull-down can be controlled through register 0x034, bits 2:1. Default is none
22, 23, 24, 25, 28, 29, 30, 32, 33, 35	10	MSID	A <sub>1</sub> - A <sub>10</sub>	Address bus for direct address space of 2 Kbytes. Default is pull-down
20	1	MSIU	/WR	Write strobe. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
21	1	MSIU	/RD	Read strobe. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
39	1	MSIU	/CS	Chip select. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
19	1	MOCT	/INT	Interrupt to the MCU. This pin can be software configured as a driven output or open drain. Open drain is the default
86	1	MSIU	/RESET	Hardware reset. Pull-up is always enabled
89	1	MOCT	DRQ	DMA request output
90	1	MSI	ACK	DMA acknowledge. Pull-up/pull-down can be controlled through register 0x03A, bits 1:0. Default is none
<b>General Purpose I/O (1 pin)</b>				
88	1	BC	GPIO	General purpose I/O
<b>Power &amp; Ground (34 pins)</b>				
1, 12, 27, 41, 51, 65, 75, 83	8		V <sub>SS</sub>	Digital/wide-range ground
42, 47, 69, 74, 82	5		V <sub>SSA</sub>	Analog ground
6, 18, 40, 53, 57, 66, 84, 100	8		V <sub>DD1.8</sub>	1.8 V core power. V <sub>REGOUT</sub> must be used for the supplies
43, 48, 70, 73, 81	5		V <sub>DD3.3A</sub>	Analog +3.3 V power
56, 78	2		V <sub>DD3.3</sub>	Digital +3.3 V power
7, 17, 26, 31, 85, 95	6		V <sub>DDW</sub>	Wide-range I/O +1.8 V to +3.3 V. If using +1.8 V, V <sub>REGOUT</sub> may be used for these supplies
<b>USB Interface (4 pins)</b>				
44, 45	2	B	D <sub>P</sub> , D <sub>M</sub>	Data lines for USB peripheral port
46	1	B	R <sub>REF</sub>	Connect external reference resistor (12 KΩ +/- 1%) to V <sub>SSA</sub>
72	1	5I	V <sub>BUS</sub>	V <sub>BUS</sub> input used by the voltage comparators of the peripheral port for connection



Pin	No. Bits	Type <sup>(1)</sup>	Name	Description
Clock Interface (2 pins)				
50	1	I	OSC <sub>1</sub>	Input. A 12 MHz passive crystal should be connected across the two pins (OSC <sub>1</sub> and OSC <sub>2</sub> ). Optionally, a 12 MHz oscillator can be connected to OSC <sub>1</sub> while keeping OSC <sub>2</sub> unconnected
49	1	O	OSC <sub>2</sub>	Output
Internal Voltage Regulator (1 pin)				
80	1	O	V <sub>REGOUT</sub>	Internal voltage regulator output of 1.8 V. This output must be connected to the V <sub>DD1.8</sub> supply of the chip (and may be connected to V <sub>DDW</sub> if wide-range IO is at 1.8 V)
Test (2 pins)				
87	1	ID	TEST	Factory test mode. This pin should be grounded or left floating (has an internal pull-down) for normal operation. Pull-down is always enabled
64	1	I	XMODE	This pin must be grounded for normal operation
Miscellaneous (23 pins)				
91, 94, 93	3	-	RSVD <sub>0</sub> , RSVD <sub>1</sub> , RSVD <sub>2</sub>	Reserved. These pins must be grounded
34, 36, 37, 38, 52, 54, 55, 58, 59, 60, 61, 62, 63, 67, 68, 71, 76, 77, 79, 92	20	-	NC	No connection. These pins should be left floating

**Note to Table 8:** 1 Type key: format is [(L)(W\_)X(Y)(\_Z(A))] where the following conventions apply:

L—Logic Level		W—Tolerance		X—Type		Y—Pull		Z—Drive	T—Tristate	
M <sup>(2)</sup>	Multi-voltage: 3.3 V CMOS 2.5 V CMOS 1.8 V CMOS	5	5 V	I	Input	U	Pull up	C <sup>(3)</sup>	T	Tristate
			3.3 V	O	Output	D	Pull down			Normal
S	Schmitt Trigger			B	Bidirectional		None			

- 2 Program to 3.3, 2.5, or 1.8 V by setting the V<sub>IO</sub> voltage level.
- 3 Program to 2 mA, 4 mA, 6 mA, 8 mA, 10 mA, 12 mA, 14 mA, or 16 mA via the I/O Configuration Register (0x034).

Figure 3 shows the ball layout of the 64-ball OXU200-TBAG package.

Figure 3 OXU200 64-ball BGA Package (Top View)

<b>8</b>	V <sub>REGOUT</sub>	/RESET	V <sub>BUS</sub>	XMODE	NC	NC	OSC <sub>1</sub>	OSC <sub>2</sub>
<b>7</b>	V <sub>SSA</sub>	TEST	V <sub>DD3.3</sub>	V <sub>SS</sub>	V <sub>SS</sub>	R <sub>REF</sub>	V <sub>SSA</sub>	V <sub>DD3.3A</sub>
<b>6</b>	GPIO	DRQ	V <sub>DD3.3</sub>	V <sub>DDW</sub>	V <sub>DD1.8</sub>	/CS	D <sub>P</sub>	D <sub>M</sub>
<b>5</b>	ACK	RSVD <sub>0</sub>	RSVD <sub>1</sub>	D <sub>12</sub>	A <sub>3</sub>	A <sub>9</sub>	V <sub>SSA</sub>	V <sub>DD3.3A</sub>
<b>4</b>	NC	RSVD <sub>2</sub>	D <sub>3</sub>	V <sub>SS</sub>	D <sub>13</sub>	A <sub>6</sub>	NC	A <sub>10</sub>
<b>3</b>	D <sub>0</sub>	D <sub>1</sub>	D <sub>6</sub>	D <sub>10</sub>	D <sub>14</sub>	/RD	A <sub>7</sub>	A <sub>8</sub>
<b>2</b>	D <sub>2</sub>	D <sub>5</sub>	D <sub>7</sub>	D <sub>9</sub>	D <sub>15</sub>	/WR	A <sub>1</sub>	A <sub>5</sub>
<b>1</b>	D <sub>4</sub>	V <sub>DD1.8</sub>	D <sub>8</sub>	D <sub>11</sub>	V <sub>DDW</sub>	/INT	A <sub>2</sub>	A <sub>4</sub>
	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>

Table 9 lists the BGA ball allocations.

Table 9 OXU200 64-Ball BGA Ball Allocations (Sheet 1 of 2)

Pin	No. Bits	Type <sup>(1)</sup>	Name	Description
Processor Interface (33 pins)				
A3, B3, A2, C4, A1, B2, C3, C2, C1, D2, D3, D1, D5, E4, E3, E2	16	MSBCT	D <sub>0</sub> - D <sub>15</sub>	16-bit data bus. Pull-up/pull-down can be controlled through register 0x034, bits 2:1. Default is none
G2, G1, E5, H1, H2, F4, G3, H3, F5, H4	10	MSID	A <sub>1</sub> - A <sub>10</sub>	Address bus for direct address space of 2 Kbytes. Default is pull-down
F2	1	MSIU	/WR	Write strobe. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
F3	1	MSIU	/RD	Read strobe. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
F6	1	MSIU	/CS	Chip select. Pull-up can be disabled through register 0x034, bit 13. Default is pull-up
F1	1	MOCT	/INT	Interrupt to the MCU. This pin can be software configured as a driven output or open drain. Open drain is the default
B8	1	MSIU	/RESET	Hardware reset. Pull-up is always enabled
B6	1	MOCT	DRQ	DMA request output to support one channel
A5	1	MSI	ACK	DMA acknowledge. Pull-up/pull-down can be controlled through register 0x03A, bits 1:0. Default is none
General Purpose I/O (1 pin)				
A6	1	B	GPIO	General purpose I/O
Power & Ground (14 pins)				
D4, D7, E7	3		V <sub>SS</sub>	Digital ground
A7, G5, G7	3		V <sub>SSA</sub>	Analog ground
B1, E6	2		V <sub>DD1.8</sub>	1.8 V core power. V <sub>REGOUT</sub> must be used for the supplies
H5, H7	2		V <sub>DD3.3A</sub>	Analog +3.3 V power
C6, C7	2		V <sub>DD3.3</sub>	Digital +3.3 V power
D6, E1	2		V <sub>DDW</sub>	Wide-range I/O +1.8 V to +3.3 V. If using +1.8 V, V <sub>REGOUT</sub> may be used for the supplies
USB Interface (4 pins)				
G6, H6	2	B	D <sub>P</sub> , D <sub>M</sub>	Data lines for USB peripheral port
C8	1	5I	V <sub>BUS</sub>	V <sub>BUS</sub> input is used to detect connection to a host
F7	1	B	R <sub>REF</sub>	Connect external reference resistor (12 K $\Omega$ $\pm$ 1%) to V <sub>SSA</sub>

Table 9 OXU200 64-Ball BGA Ball Allocations (Sheet 2 of 2)					
Pin	No. Bits	Type <sup>(1)</sup>	Name	Description	
Clock Interface (2 pins)					
G8	1	I	OSC <sub>1</sub>	Input. A 12 MHz passive crystal should be connected across the two pins (OSC <sub>1</sub> and OSC <sub>2</sub> ). Optionally, a 12 MHz oscillator can be connected to OSC <sub>1</sub> while keeping OSC <sub>2</sub> unconnected	
H8	1	O	OSC <sub>2</sub>	Output	
Internal Voltage Regulator (1 pin)					
A8	1	O	V <sub>REGOUT</sub>	Internal voltage regulator output of 1.8 V. This output must be connected to the V <sub>DD1.8</sub> supply of the chip (and may be connected to V <sub>DDW</sub> if wide-range IO is at 1.8 V)	
Test (2 pins)					
B7	1	ID	TEST	Factory test mode. This pin should be grounded or left floating (has an internal pull-down) for normal operation. Pull-down is always enabled	
D8	1	I	XMODE	This pin must be grounded for normal operation	
Miscellaneous (7 pins)					
B5, C5, B4	3	-	RSVD <sub>0</sub> , RSVD <sub>1</sub> , RSVD <sub>2</sub>	Reserved. These pins must be grounded	
A4, E8, F8, G4	4	-	NC	No connect. These pins should be left floating	

**Note to Table 9:** 1 Type key: format is [(L)(W\_)X(Y)(\_Z(T))] where the following conventions apply:

L—Logic Level		W—Tolerance		X—Type		Y—Pull		Z—Drive	T—Tristate	
M <sup>(2)</sup>	Multi-voltage: 3.3 V CMOS 2.5 V CMOS 1.8 V CMOS	5	5 V	I	Input	U	Pull up	C <sup>(3)</sup>	T	Tristate
			3.3 V	O	Output	D	Pull down			Normal
S	Schmitt Trigger			B	Bidirectional		None			

2 Program to 3.3, 2.5, or 1.8 V by setting the V<sub>IO</sub> voltage level.

3 Program to 2 mA, 4 mA, 6 mA, 8 mA, 10 mA, 12 mA, 14, mA, or 16 mA via the I/O Configuration Register (0x034).

# Package Layout

Figure 4 shows the package layout for the 100-pin LQFP package.

Figure 4 100-Pin LQFP







Figure 5 shows the package layout for the 64-ball BGA.

Figure 5 64-Ball TFBGA Package



## Ordering Information

The following conventions are used to identify Oxford Semiconductor products.



## Contacting Oxford Semiconductor

See the Oxford Semiconductor website (<http://www.oxsemi.com>) for further detail about Oxford Semiconductor devices, or email [sales@oxsemi.com](mailto:sales@oxsemi.com).

## Revision Information

[Table 10](#) documents the revisions of this guide.

<i>Table 10 Revision Information</i>	
Revision	Modification
Dec 06	First publication
Jan 07	Added BGA chip layout, BGA pin allocations, and BGA package information
Feb 07	Miscellaneous editorial changes
Mar 07	Added the Certified USB logo to the title page

*USBLink is a trademark of Oxford Semiconductor, Inc.  
VxWorks is a registered trademark of Wind River Systems.  
ThreadX is a registered trademark of Express Logic, Inc.  
Nucleus is a registered trademark of Mentor Graphics Corporation.  
Windows is a trademark of Microsoft, Inc., registered in the US and other countries.  
LynxOS is a registered trademark of LynuxWorks, Inc.  
AMX is a trademark of KADAK Products LTD.  
Linux is a registered trademark of Linus Torvalds.  
All other trademarks are the property of their respective owners.*

© Oxford Semiconductor, Inc. 2007

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Oxford Semiconductor, Inc. Oxford Semiconductor, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in this document.