User Guide | EVAL-ADG1206L/EVAL-ADG1207L

UG-2082

Evaluating the ADG1206L/ADG1207L, Low Capacitance, 16- and 8-Channel iCMOS Multiplexers with 1.2 V and 1.8 V JEDEC Logic Compliance

FEATURES

- ➤ Single inline headers provide flexibility for the field programmable gate array (FPGA) or microcontroller 1.2 V or 1.8 V logic input signals
- SMD pin resistor or capacitor sockets available for the addition of passive components
- ▶ SMB connector sockets provide flexibility for the input and output signals

EVALUATION KIT CONTENTS

- ▶ EVAL-ADG1206LEBZ evaluation board
- ▶ EVAL-ADG1207LEBZ evaluation board

DOCUMENTS NEEDED

- ► ADG1206L/ADG1207L data sheet
- ▶ EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ user guide

EQUIPMENT NEEDED

- ▶ DC voltage source (V_{DD}/V_{SS})
 - ▶ ±15 V for dual supply
- ▶ Optional digital logic supply (V_L)
 - ▶ 1.1 V to 1.3 V for 1.2 V logic
 - ▶ 1.65 V to 1.95 V for 1.8 V logic
- ▶ Analog signal source
- ▶ Method to measure voltage, such as a digital multimeter (DMM)

GENERAL DESCRIPTION

The EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ are the evaluation boards for the ADG1206L/ADG1207L. The ADG1206L/ADG1207L contain sixteen single channels and eight differential channels, respectively. The ADG1206L switches one of sixteen inputs to a common output, as determined by 4-bit binary address lines A0, A1, A2, and A3. The ADG1207L switches one of eight differential inputs to a common differential output, as determined by the 3-bit binary address lines, A0, A1, and A2. The enable pin (EN) on both devices is used to enable or disable the device. When disabled, all channels are switched off. When on, each channel conducts equally well in both directions and has an input signal range that extends to the supplies.

An external V_L supply pin provides logic control flexibility for lower logic controls. The ADG1206L/ADG1207L is both 1.2 V and 1.8 V JEDEC standard compliant.

Figure 1 and Figure 2 show the EVAL-ADG1206LEBZ and EVAL-ADG1207LEBZ in a typical evaluation setup. The ADG1206L/ADG1207L is placed in the center of the evaluation board, and wire screw terminals are provided to connect to each source and drain pin. Three screw terminals are used to power the device and an external pin provides users with a defined digital logic supply voltage. Alternatively, the digital logic supply voltage can be supplied from 5-pin and 6-pin headers.

Full specifications on the ADG1206L/ADG1207L are available in the ADG1206L/ADG1207L data sheet, which must be consulted in conjunction with this user guide when using the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ.

TABLE OF CONTENTS

⁼ eatures 1	Power Supply	4
Evaluation Kit Contents1	• • •	
Documents Needed1	SMB Connectors	4
Equipment Needed1	Input Signals	2
General Description1	•	
Evaluation Board Photographs3		13
Evaluation Board Hardware4		

REVISION HISTORY

1/2023—Revision 0: Initial Version

analog.com Rev. 0 | 2 of 13

EVALUATION BOARD PHOTOGRAPHS




Figure 1. EVAL-ADG1206LEBZ




Figure 2. EVAL-ADG1207LEBZ

analog.com Rev. 0 | 3 of 13

EVALUATION BOARD HARDWARE

POWER SUPPLY

Connector P6 provides access to the supply pins of the ADG1206L/ADG1207L. V_{DD} , GND, and V_{SS} on the P6 terminal block link to the appropriate pins on the ADG1206L/ADG1207L. For dual-supply voltages, the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ can be powered at ± 15 V. For single-supply voltages, the GND and V_{SS} terminals must be connected and power the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ with 12 V. Additionally, 1.1 V to 1.95 V is supplied to the V_{L} pin of the ADG1206L/ADG1207L.

LINK HEADERS

The EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ provide several link options that must be set at the required operating conditions before use.

Table 1 describes the positioning of the links necessary for controlling the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ via link headers. The functions of these link options are described in detail in Table 2.

Table 1. Link Header Descriptions

Link	Position	Description	
JP1 to JP5 (ADG1206L)	А	V _L	
JP1 to JP4 (ADG1207L)	A	V_{L}	
	В	GND	

Table 2. Link Header Functions

Link	Function
JP1 to JP5 (ADG1206L)	This link selects the source of the Ax voltage supplied to the ADG1206L.
JP1 to JP4 (ADG1207L)	This link selects the source of the Ax voltage supplied to the ADG1207L.
	Position A selects V _L from P7.
	Position B selects 0 V or GND.

SMB CONNECTORS

The parallel interface of the ADG1206L/ADG1207L is controlled manually using the link headers of JP1 to JP5 (EVAL-ADG1206LEBZ), JP1 to JP4 (EVAL-ADG1207LEBZ), or it can be accessed using the SMB connectors, J20 to J24 (EVAL-ADG1206LEBZ) and J20 to J23 (EVAL-ADG1207LEBZ). To use the SMB connectors, remove the link headers of JP1 to JP5 (EVAL-ADG1206LEBZ) and JP1 to JP4 (EVAL-ADG1207LEBZ).

INPUT SIGNALS

Provided in the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ are screw connectors P1, P2, P3, P4, and P5 to connect to both the source and drain pins of the ADG1206L/ADG1207L. Additional SMB connector pads are available if extra connections are required.

Each trace on the source and drain side includes two sets of 0603 pads, which can place a load on the signal path to ground. A 0 Ω resistor is placed in the signal path and can be replaced with a user-defined value. The resistor combined with the 0603 pads can create a simple RC filter.

analog.com Rev. 0 | 4 of 13




Figure 3. EVAL-ADG1206LEBZ Evaluation Board Schematic

analog.com Rev. 0 | 5 of 13




Figure 4. EVAL-ADG1206LEBZ Silkscreen




Figure 5. EVAL-ADG1206LEBZ Top Layer

analog.com Rev. 0 | 6 of 13




Figure 6. EVAL-ADG1206LEBZ Layer 2




Figure 7. EVAL-ADG1206LEBZ Layer 3

analog.com Rev. 0 | 7 of 13




Figure 8. EVAL-ADG1206LEBZ Bottom Layer

analog.com Rev. 0 | 8 of 13




Figure 9. EVAL-ADG1207LEBZ Evaluation Board Schematic

analog.com Rev. 0 | 9 of 13




Figure 10. EVAL-ADG1207LEBZ Silkscreen




Figure 11. EVAL-ADG1207LEBZ Top Layer

analog.com Rev. 0 | 10 of 13




Figure 12. EVAL-ADG1207LEBZ Layer 2




Figure 13. EVAL-ADG1207LEBZ Layer 3

analog.com Rev. 0 | 11 of 13




Figure 14. EVAL-ADG1207LEBZ Bottom Layer

analog.com Rev. 0 | 12 of 13

ORDERING INFORMATION

BILL OF MATERIALS

Table 3.

Reference Designator	Description	Manufacturer	Part Number
C21, C22 to C27	50 V tantalum capacitors, 10 μF, D size	Kemet	T491D106K050AT
C19, C20, C23 to C26	50 V, X7R multilayer ceramic capacitors, 0.1 μF, 0603	Vishay	VJ0603Y104KXAAC31X
C1 to C18	Not placed	Not applicable	Not applicable
R17 to R32, R35, R36	Not placed	Not applicable	Not applicable
R1 to R16, R33, R34	Resistors, 0 Ω, 0603, 1%	Vishay	CRCW06030000Z0EA
J1 to J24	50 Ω, SMB sockets, not placed	Amphenol	SMB1251B1-3GT30G-50
S1A to S8A, S1B to S8B, S1 to S16, DA, DB, D, A0 to A3, V_{DD} , V_{SS} , V_{L}	Red test points	Vero Technologies	20-313137
AGND1 to AGND5	Black test points	Vero Technologies	20-2137
P1 to P4	4-pin terminal block, 5 mm	Camdenboss Ltd.	CTB5000/4
P5	2-pin terminal block, 5 mm	Camdenboss Ltd.	CTB5000/2
P6	3-pin terminal block, 5 mm	Phoenix Contact	1803280
P7	Header RA, 3.81 mm	Samtec	TSW-106-08-G-S
JP1 to JP5	3-pin single inline (SIL) header and shorting link	Harwin	M20-9990345
U1	ADG1206L/ADG1207L, low capacitance, 16-channel and 8-channel iCMOS multiplexers with 1.2 V and 1.8 V JEDEC logic compliance	Analog Devices Inc.	ADG1206L/ADG1207L



ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

