Click here to ask an associate for production status of specific part numbers.

## MAX25069

# Automotive, $\mathrm{I}^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias 

## General Description

The MAX25069 is a highly integrated TFT power supply and LED backlight driver IC for automotive TFT-LCD applications. This IC integrates one boost converter, one inverting buck-boost converter, two gate-driver supplies, and a boost/SEPIC controller that can power 1 to 6 strings of LEDs in the display backlight.
The source-driver power supplies consist of a boost converter which can provide up to +18 V in unipolar mode and an inverting buck-boost converter that can generate a voltage down to -10.5 V . The AVDD output can deliver up to 300 mA at 13.5 V , while NAVDD can provide up to 200 mA . The positive source-driver supply-regulation voltage ( $\mathrm{V}_{\text {AVDD }}$ ) is set using internal NV memory or through ${ }^{2} \mathrm{C}$. The negative source-driver supply voltage (VNAVDD) is always tightly regulated to $-V_{\text {AVDD }}$. The source-driver supplies operate from an input voltage between 2.65 V and 5.5 V .

The gate-driver power supplies consist of regulated charge pumps that generate up to +31.5 V and down to -18 V and can deliver up to 15 mA each.
The IC features a 6-string LED driver with input switch control (NGATE) that can power up to 6 strings of LEDs with 150 mA (max) of current per string.
Logic-controlled and $\mathrm{I}^{2} \mathrm{C}$-controlled pulse-width modulation (PWM) dimming are included, with minimum pulse widths as low as 300 ns and the option of phase shifting the LED strings with respect to one another. When phase shifting is enabled, each string is turned on at a different time, reducing the input and output ripple, as well as audible noise. With phase shifting disabled, the current sinks turn on simultaneously and parallel connection of current sinks is possible.
The startup and shutdown sequences for all power domains are controlled using one of the eight preset modes, which are selectable using internal nonvolatile memory or through the $\mathrm{I}^{2} \mathrm{C}$ interface.
The MAX25069 is available in a $7 \mathrm{~mm} \times 7 \mathrm{~mm}$, 48-pin TQFN package with an exposed pad, and operates over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature range.

## Applications

- Automotive Dashboards
- Automotive Central Information Displays
- Automotive Head-Up Displays
- Automotive Navigation Systems


## Benefits and Features

- 4-Output TFT-LCD Bias Power
- 2.65 V to 5.5 V Input for the TFT-LCD Section
- Integrated 420 kHz or 2.1 MHz Boost and BuckBoost Converters
- Positive and Negative 15 mA Gate Voltage Regulators with Adjustable Output Voltage (Tripler/ Inverting Doubler)
- Flexible Sequencing
- Undervoltage Detection on All Outputs
- Low-Quiescent-Current Standby Mode
- 6-Channel, 36V LED Backlight Driver
- NGATE Control for External nMOSFET Series Switch
- Programmable nMOSFET Current Limit
- Up to 150 mA Current per Channel
- 4.5 V to 36 V Input Voltage Range, 3 V Operation after Startup
- Integrated Boost/SEPIC Controller (400kHz to 2.2MHz with Synchronization)
- Dimming Ratio 16,667:1 at 200 Hz
- Adaptive Voltage Optimization to Reduce Power Dissipation in the LED Current Sinks
- Open-String, Shorted-LED, and Short-to-GND Diagnostics
- Low EMI
- Phase-Shift Dimming of LED Strings
- Spread Spectrum on LED Driver and TFT
- Selectable Switching Frequency
- $I^{2}$ C Interface for Control and Diagnostics
- Fault Indication through the FLTB Pin and $I^{2} C$
- Nonvolatile Configuration Memory
- Overload and Thermal Protection
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Temperature Operation
- 48-Pin, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ TQFN Package with Exposed Pad
- AEC-Q100 Grade 1

Simplified Block Diagram


## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## TABLE OF CONTENTS

General Description ..... 1
Applications ..... 1
Benefits and Features ..... 1
Simplified Block Diagram ..... 2
Absolute Maximum Ratings ..... 8
Package Information ..... 8
48 TQFN ..... 8
Electrical Characteristics ..... 8
Typical Operating Characteristics ..... 17
Pin Configuration ..... 21
MAX25069 ..... 21
Pin Description ..... 21
Detailed Description ..... 24
Supply Voltages ..... 24
PFO Output ..... 24
TFT Power Section. ..... 25
Source-Driver Power Supplies ..... 25
AVDD Switch ..... 25
Gate-Driver Power Supplies ..... 25
Sequencing ..... 26
Description of the LED Driver ..... 27
Undervoltage Lockout ..... 27
Low-Voltage Operation ..... 28
Oscillator Frequency/External Synchronization. ..... 28
Spread-Spectrum Modulation. ..... 28
LED Forward Voltage ..... 28
LED Current Control ..... 29
Current-Mode DC-DC Controller ..... 29
9-Bit Digital-to-Analog Converter (DAC) ..... 29
Startup Sequence ..... 29
Stage 1 ..... 29
Stage 2 ..... 29
Stage 3 ..... 30
Backlight Boost Startup ..... 30
Open-LED Management and Overvoltage Protection (OVP) ..... 31
Short-LED Detection ..... 31
Dimming ..... 31
Low-Dimming Mode ..... 31
Phase-Shift Dimming ..... 32

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, $6-$ Channel, 150 mA

 Backlight Driver and 4-Output TFT-LCD Bias
## TABLE OF CONTENTS (CONTINUED)

Automatic Fade-In/Fade-Out During Dimming33
Disabling Individual Strings ..... 33
Hybrid Dimming ..... 33
Temperature Foldback ..... 34
Fault Protection ..... 35
Serial Interface ..... 36
Nonvolatile (NV) Memory ..... 37
Autorefresh Function ..... 37
BURN, REBOOT, and RESTART Commands ..... 37
Register Map ..... 38
MAX25069 ..... 38
Register Details ..... 40
Applications Information ..... 65
TFT Power Section ..... 65
AVDD Boost Converter ..... 65
Boost Converter Inductor Selection ..... 65
Boost Output-Filter Capacitor Selection ..... 65
Boost Converter External Diode Selection ..... 65
Setting the AVDD Voltage ..... 65
NAVDD Inverting Regulator ..... 65
NAVDD Regulator Inductor Selection ..... 65
NAVDD External Diode Selection ..... 65
NAVDD Output Capacitor Selection ..... 65
Setting the VGon and VG OFF Output Voltages ..... 66
LED Driver Section ..... 66
DC-DC Converter for LED Driver ..... 66
Power-Circuit Design. ..... 66
Boost Configuration ..... 66
SEPIC Configuration ..... 67
Current-Sense Resistor and Slope Compensation ..... 68
Output Capacitor Selection ..... 68
External Switching-MOSFET Selection ..... 69
Rectifier Diode Selection ..... 69
Feedback Compensation ..... 69
Using NV Memory ..... 70
Typical Application Circuit ..... 72
Typical Application Circuit ..... 72
SEPIC Application Circuit ..... 73
Ordering Information ..... 74

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, $6-$ Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## LIST OF FIGURES

Figure 1. PFO Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 2. Output Sequencing
27
Figure 3. Backlight Boost Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 4. Phase-Shifted Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 5. Hybrid Dimming Operation with hdim_thr[1:0] = 10 (25\%) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 6. Hybrid Dimming Operation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 7. Temperature Foldback Curve . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

## LIST OF TABLES

Table 1. PFO Thresholds ..... 25
Table 2. Sequencing ..... 26
Table 3. Temperature Foldback Examples ..... 35
Table 4. Add/Mode Pins ..... 36
Table 5. $I^{2}$ C Address. ..... 36

## Automotive, ${ }^{2}$ ² C-Controlled, 6 -Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias



|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 48 TQFN

| Package Code | $\mathrm{T} 4877+9 \mathrm{C}$ |
| :--- | :--- |
| Outline Number | $\underline{21-0144}$ |
| Land Pattern Number | $\underline{90-0464}$ |
| Thermal Resistance, Four-Layer Board: | $23.3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", " "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BATT}}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY |  |  |  |  |  |  |
| IN, INN Voltage Range | $\mathrm{V}_{\text {IN RNG }}$ |  | 2.65 |  | 5.5 | V |
| IN UVLO Threshold, Rising | VIN_UVLOR | IN voltage rising | 2.4 | 2.5 | 2.57 | V |
| IN UVLO Threshold, Falling | VIN_UVLOF |  | 2.3 |  | 2.5 | V |
| PFO Threshold | $\mathrm{V}_{\text {PFO }}$ | IN falling, pfo_th $=0$, PFO output goes low | 2.4 | 2.5 | 2.6 | V |
| Total Input Shutdown Current (IN + INN + HVINP + LXP) | IIN_SHDN | $\mathrm{EN}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 3.5 | 15 | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))


## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LXN Current Limit | ILIMNL | Duty cycle $=80 \%$, Lxp_Lim_low $=1$ | 0.6 | 0.8 |  | A |
|  | ILIMNH | Duty cycle $=80 \%$, Lxp_Lim_low $=0$ | 1.55 | 1.9 | 2.25 |  |
| Soft-Start Period | tinV_SS | Current-limit ramp |  | 5 |  | ms |
| TFT POWER SECTION / CHARGE-PUMP REGULATORS |  |  |  |  |  |  |
| PGVDD Operating Voltage Range | $V_{\text {PGVDD }}$ |  | 4.9 |  | $\mathrm{V}_{\text {HVINP }}$ | V |
| HVINP-PGVDD <br> Threshold for VGoN Startup | VHVINPPGVDD | $\mathrm{V}_{\mathrm{HVINP}}=5 \mathrm{~V}$ | 360 | 520 | 680 | mV |
| High-Side DP/DN Current Limit | IDR_HS | $\mathrm{V}_{\mathrm{HVINP}}=6.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DP}}=\mathrm{V}_{\mathrm{DN}}=3 \mathrm{~V}$ | 95 |  |  | mA |
| Low-Side DP/DN Current Limit | IDR_LS | $\mathrm{V}_{\mathrm{DP}}=\mathrm{V}_{\mathrm{DN}}=3 \mathrm{~V}$ | 95 |  |  | mA |
| High-Side DP/DN OnResistance | RDR_HS | $\begin{aligned} & I_{\mathrm{DP}}=\mathrm{I}_{\mathrm{DN}}=-20 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{PGVDD}}=\mathrm{V}_{\mathrm{HVINP}}=6.8 \mathrm{~V} \end{aligned}$ |  | 5 | 8 | $\Omega$ |
| Low-Side DP/DN OnResistance | R ${ }_{\text {DR_LS }}$ | $\mathrm{I}_{\mathrm{DP}}=\mathrm{I}_{\mathrm{DN}}=20 \mathrm{~mA}$ |  | 3 | 6 | $\Omega$ |
| VGoN Unipolar Voltage Range | VGON_RNG | dis_navdd = 1 | 12.6 |  | 31.5 | V |
| VGon Bipolar Voltage Range | VGONRNGB | dis_navdd $=0$ | 8.4 |  | 21 | V |
| VG ${ }_{\text {ON }}$ Unipolar Adjustment Step Size | LSBVGON | dis_navdd = 1 |  | 0.3 |  | V |
| VGon Bipolar Adjustment Step Size | LSBVGONB | dis_navdd $=0$ |  | 0.2 |  | V |
| VG ${ }_{O N}$ Internal Feedback Resistor Value | RVgon |  | 700 |  | 1250 | k $\Omega$ |
| VGon Output Voltage Accuracy | ACCVgon | 0x16h setting | -2 |  | 2 | \% |
| VG OFF Voltage Range | VGOFF_RNG |  | -18 |  | -4 | V |
| VG Size | LSBVgoff |  |  | 0.25 |  | V |
| VGoff Output-Voltage Accuracy | ACCVgoff | 0x16h setting | -3 |  | +3 | \% |
| TFT POWER SECTION / SEQUENCE SWITCHES |  |  |  |  |  |  |
| AVDD Switch OnResistance | RON_AVDD | $\mathrm{V}_{\text {HVINP }}=6.8 \mathrm{~V}, \mathrm{I}_{\text {AVDD }}=-100 \mathrm{~mA}$ |  | 0.9 | 1.6 | $\Omega$ |
| AVDD Switch Current Limit | ILIM_AVDD |  | 400 | 500 | 650 | mA |
| AVDD Discharge Resistance | RAVDD_DIS | AVDD disabled, $\mathrm{V}_{\mathrm{V} 18}>\mathrm{V}_{\mathrm{V} 18}$ _UVLO |  | 1.2 |  | k $\Omega$ |
| PGVDD On-Resistance | RON_PGVDD | (HVINP - PGVDD), IPGVDD $=10 \mathrm{~mA}$ |  | 2.5 | 5 | $\Omega$ |
| PGVDD Current Limit | ILIM_PGVDD | $\mathrm{V}_{\text {PGVDD }}=3 \mathrm{~V}, \mathrm{~V}_{\text {HVINP }}=6.8 \mathrm{~V}$ | 70 | 100 |  | mA |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: | :---: |
| VGON Discharge <br> Resistance | R DIS_VGON |  | 2 | 3 | 4 |
| VGOFF Discharge <br> Current | IDIS_VGOFF |  | 1.5 | $\mathrm{k} \Omega$ |  |
| NAVDD Discharge <br> Resistance | R $_{\text {NAVDD_DIS }}$ | NAVDD disabled, $\mathrm{V}_{\mathrm{V} 18}>\mathrm{V}_{\text {V18_UVLO }}$ | mA |  |  |

TFT POWER SECTION / TFT FAULT PROTECTION

| Fault Timeout | $\mathrm{t}_{\text {FAULT }}$ | tfault[1:0] = 10 | 60 |  |  | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fault Retry Time | $\mathrm{t}_{\text {AUTO }}$ | tretry[1:0] = 10 or 11 | 1.9 |  |  | s |
| FLTB Output Frequency |  | Stand-alone mode only | 0.88 | 1 | 1.12 | kHz |
| HVINP/AVDD <br> Undervoltage Fault Threshold | THR ${ }_{\text {UV }}$ | Relative measurement between HVINP and AVDD | 81 | 85 | 89 | \% |
| HVINP/AVDD ShortCircuit Fault Threshold | THRSHRT |  | 36 | 40 | 44 | \% |
| NAVDD Undervoltage Fault Threshold | THR uv | Of AVDD regulation voltage, NAVDD rising | 81 | 85 | 89 | \% |
| NAVDD Short-Circuit Fault Threshold | THR ${ }_{\text {SHRT }}$ | Of AVDD regulation voltage, NAVDD voltage rising | 36 | 40 | 44 | \% |
| VG ${ }_{\text {ON }}$ Undervoltage Fault Threshold | THRuv | Of set value, VGon voltage falling | 81 | 85 | 89 | \% |
| VG ${ }_{\text {OFF }}$ Undervoltage Fault Threshold | THR uv | Of set value, VG ${ }_{\text {OFF }}$ voltage rising | 78 |  | 88 | \% |
| Short-Circuit Fault Delay |  | After completion of soft-start |  | 10 |  | $\mu \mathrm{s}$ |

LED BACKLIGHT DRIVER

| BATT Operating Voltage Range | $V_{\text {BATT }}$ |  | 4.5 |  | 36 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BATT Operating Voltage Range after Startup | $V_{\text {BATT }}$ | Maximum duration 100ms | 3 |  | 36 | V |
| BATT Quiescent Supply Current | $l_{\text {Q_BATT }}$ |  |  | 5 | 10 | $\mu \mathrm{A}$ |
| BATT Shutdown Supply Current | IBATT_SHDN | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, typical application circuit |  | 1 | 3 | $\mu \mathrm{A}$ |
| BATT Undervoltage Lockout, Rising | VBATT_UVR | BATT voltage rising | 4.15 | 4.29 | 4.4 | V |
| BATT Undervoltage Lockout, Falling | VBATT_UVF | BATT voltage falling | 2.77 | 2.9 | 2.95 | V |
| BATT Threshold for Low-Voltage Operation Mode | $\mathrm{V}_{\text {BATT_LVF }}$ | BATT voltage falling | 5.35 | 5.5 | 5.65 | V |
|  | VBATT_LVR | BATT voltage rising | 5.55 | 5.72 | 5.85 |  |

## LED BACKLIGHT DRIVER / V5 REGULATOR

| V5 Output Voltage | $\mathrm{V}_{\mathrm{V} 5}$ | $5.75 \mathrm{~V}<\mathrm{V}_{\text {HVINP }}<18 \mathrm{~V}$, <br> $\mathrm{I}_{5}=1 \mathrm{~mA}$ to 10 mA | 4.8 | 5 | 5.2 |
| :--- | :---: | :--- | :--- | :---: | :---: |
| V5 Dropout Voltage | $\mathrm{V}_{\mathrm{V} 5 \_} \mathrm{DRP}$ | $\mathrm{V}_{\mathrm{HVINP}}=4.9 \mathrm{~V}, \mathrm{I}_{\mathrm{V} 5}=5 \mathrm{~mA}$ | V |  |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V5 Undervoltage Lockout | $\mathrm{V}_{\mathrm{V} 5}$ UVLOR | V5 voltage rising | 3.8 | 3.9 | 4.1 | V |
|  | $\mathrm{V}_{\text {V5_UVLOF }}$ | V5 voltage falling | 3.6 | 3.7 | 3.8 |  |
| V5 Short-Circuit Current Limit | lv5_Sc | V5 shorted to GND | 50 |  |  | mA |

## LED BACKLIGHT DRIVER / NGATE OUTPUT

| NGATE Output Voltage | $V_{\text {NGATE }}$ | $\begin{aligned} & \text { Above } \mathrm{V}_{\text {BATT }}, 3.3 \mathrm{~V}<\mathrm{V}_{\mathrm{BATT}}<33 \mathrm{~V}, \\ & \mathrm{I}_{\text {NGATE }}=1 \mu \mathrm{~A} \end{aligned}$ | 4.3 | 5.25 | 6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NGATE Source Current | ING_SO | $\mathrm{V}_{\text {NGATE }}=\mathrm{V}_{\text {BATT }}$ | 30 | 50 |  | $\mu \mathrm{A}$ |
| NGATE Sink Current | ING_SINK |  | 0.4 | 0.7 |  | mA |
| NGATE Output Voltage at High Input Voltage | $\mathrm{V}_{\text {NGATE_HV }}$ | $\begin{aligned} & \text { Above } \mathrm{V}_{\mathrm{BATT}}, \mathrm{~V}_{\mathrm{BATT}}>35.5 \mathrm{~V}, \\ & \mathrm{I}_{\text {NGATE }}=1 \mu \mathrm{~A} \end{aligned}$ | -0.3 |  | 0 | V |
| BATT HV Comparator Threshold | VLD_THR | BATT voltage rising | 33 |  | 35.5 | V |
| BATT HV Comparator Hysteresis | VLD_HYS |  |  | 0.7 |  | V |
| NGATE Start Delay | tNG_DEL | Delay between NGATE charge-pump turning on and BSTMON rising |  | 2 | 2.2 | ms |

LED BACKLIGHT DRIVER / RT OSCILLATOR

| Switching Frequency Range | fSW_RT | Frequency dithering disabled | 400 |  | 2200 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency Accuracy |  | $\begin{aligned} & \mathrm{I}_{\mathrm{RT}}=13.85 \mu \mathrm{~A}\left(\mathrm{f}_{\mathrm{SW}}=400 \mathrm{kHz}\right), \\ & \mathrm{I}_{\mathrm{RT}}=75 \mu \mathrm{~A}\left(\mathrm{f}_{\mathrm{SW}}=2200 \mathrm{kHz}\right) \\ & \hline \end{aligned}$ | -10 |  | 10 | \% |
| Boost Converter Maximum Duty Cycle, High Frequency |  | 1.3MHz to 2.2 MHz | 89 | 91 | 94 | \% |
| Boost Converter Maximum Duty Cycle, Low Frequency |  | fsw $=400 \mathrm{kHz}$ to 1.3 MHz | 94 |  | 98 | \% |
| Boost Minimum OnTime |  |  |  | 60 |  | ns |
| Frequency Dither, High Setting | SSHI | bl_ssl = 0 |  | $\pm 6$ |  | \% |
| Frequency Dither, Low Setting | SSLO | bl_ssl = 1 |  | $\pm 4$ |  | \% |
| RT Output Voltage | $\mathrm{V}_{\mathrm{RT}}$ | $\mathrm{R}_{\mathrm{RT}}=65 \mathrm{k} \Omega$ or $\mathrm{R}_{\mathrm{RT}}=10 \mathrm{k} \Omega$ | 0.875 | 0.9 | 0.925 | V |
| Sync Threshold | VRT_SYNC | $\mathrm{V}_{\mathrm{RT}}$ rising | 0.77 |  | 0.84 | V |
| Sync Frequency DutyCycle | DSYNC |  |  | 50 |  | \% |
| Sync Frequency Range |  |  | 400 |  | 2200 | kHz |

LED BACKLIGHT DRIVER / SLOPE COMPENSATION

| Peak Slope- <br> Compensation Current <br> Ramp per Cycle | ISLOPE | Current ramp added to CS | 42 | 50 | 60 |
| :--- | :---: | :--- | :--- | :--- | :---: |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED BACKLIGHT DRIVER / CURRENT-LIMIT COMPARATOR |  |  |  |  |  |  |
| CSP Threshold Voltage | VCSP-CSNL | bl_ilim = 1 | 275 | 300 | 325 | mV |
|  | $\mathrm{V}_{\text {CSP-CSN }}$ | bl_ilim = 0 | 380 | 410 | 440 |  |
| CSP Threshold Voltage During Low Voltage | V ${ }_{\text {CSP_LV }}$ | $\mathrm{V}_{\text {BATT }}<\mathrm{V}_{\text {BATT_LVF }}$, $\mathrm{V}_{\text {BATT }}$ falling | 560 | 600 | 640 | mV |
| CSP Input Current | ICSP | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CSP}}=0.4 \mathrm{~V}$ |  |  | +1 | $\mu \mathrm{A}$ |

LED BACKLIGHT DRIVER / ERROR AMPLIFIER

| OUT_Regulation High Threshold | $V_{\text {THH }}$ | VOUT_rising | 0.825 | 0.85 | 0.875 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_Regulation Low Threshold | $\mathrm{V}_{\text {THL }}$ | VOUT_ falling | 0.55 | 0.58 | 0.61 | V |
| Transconductance | gM |  | 410 | 630 | 890 | $\mu \mathrm{S}$ |
| COMP Sink Current | ICOMP_SINK | $\mathrm{V}_{\text {COMP }}=1 \mathrm{~V}$ | 270 | 380 | 500 | $\mu \mathrm{A}$ |
| COMP Source Current | ICOMP_SRC | $V_{\text {COMP }}=1 \mathrm{~V}$ | 270 | 380 | 500 | $\mu \mathrm{A}$ |
| LED BACKLIGHT DRIVER / MOSFET DRIVER |  |  |  |  |  |  |
| NDRV On-Resistance | R ${ }_{\text {NDRV_LS }}$ | $\mathrm{V}_{\mathrm{V} 5}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{NDRV}}=100 \mathrm{~mA}$ |  | 1.2 | 2 | $\Omega$ |
|  | R ${ }_{\text {NDRV_HS }}$ | $\mathrm{V}_{\mathrm{V} 5}=5 \mathrm{~V}, \mathrm{I}_{\text {NDRV }}=-100 \mathrm{~mA}$ |  | 1.5 | 3 |  |
| NDRV Rise Time | $t_{\text {NDRV_R }}$ | $\mathrm{C}_{\text {NDRV }}=1 \mathrm{nF}$, ( (Note 2) |  | 8 |  | ns |
| NDRV Fall Time | tNDRV_F | $\mathrm{C}_{\text {NDRV }}=1 \mathrm{nF}$, ( (ote 2) |  | 8 |  | ns |
| NDRVS Input Logic-Low | VIL_NDRVS | $\mathrm{V}_{\text {NDRVS }}$ falling |  | 2 | 2.4 | V |
| NDRVS Input LogicHigh | $\mathrm{V}_{\text {IH_NDRVS }}$ | $\mathrm{V}_{\text {NDRVS }}$ rising | 2.55 | 3.3 |  | V |
| NDRVS Input Current | IndRVS | $\mathrm{V}_{\text {NDRVS }}=5 \mathrm{~V}$ |  | 60 |  | $\mu \mathrm{A}$ |
| LED BACKLIGHT DRIVER / LED CURRENT SINKS |  |  |  |  |  |  |
| IREF Output Voltage | VIREF | $\mathrm{I}_{\text {IREF }}=40 \mu \mathrm{~A}$ | 0.86 | 0.88 | 0.9 | V |
| Full-Scale OUT_Output Current | IOUT | iset[6:0] = 0x7F, 150mA setting | 145 | 150 | 154 | mA |
|  | IOUT100 | iset[6:0] = 0x4D, 100mA setting | 97 | 100 | 103 |  |
|  | IOUT50 | iset[6:0] = 0x1B, 50 mA setting | 48 | 50 | 52 |  |
|  | IOUT23 | iset[6:0] = 0x00, 23mA setting | 21.5 | 23 | 25.2 |  |
| Current Regulation Between Strings | $\begin{gathered} \text { IOUT_MATCH1 } \\ 50 \\ \hline \end{gathered}$ | $\mathrm{I}_{\text {OUT_ }}=150 \mathrm{~mA}$, design target | -2 |  | +2 | \% |
| Current-Setting Resolution | lout_LSB |  |  | 1 |  | mA |
| OUT_ Leakage Current | IOUT_LEAK | $\mathrm{V}_{\text {OUT__ }}=36 \mathrm{~V}$, DIM $=0$, all OUT_ pins shorted together, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT_ }}=36 \mathrm{~V}$, DIM $=0$, all OUT_ pins shortē together |  | 0.1 | 15 | $\mu \mathrm{A}$ |
| OUT_ Minimum Pulse Width |  |  |  | 300 |  | ns |
| OUT_Minimum Negative Pulse Width |  |  |  | 90 |  | ns |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lout_ Rise Time | IOUT_TR | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, 10 \%$ to $90 \%$ IOUT | 150 |  | ns |
| IOUT_Fall Time | lout_TF | lout_ $=150 \mathrm{~mA}, 90 \%$ to $10 \%$ IOUT | 20 |  | ns |


| LED BACKLIGHT DRIVER / DIM, ADIM INPUTS |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| DIM Frequency Range |  |  | 90 | 50000 | Hz |
| DIM Sampling <br> Frequency |  |  |  | 20 | MHz |
| ADIM Input Frequency <br> Range |  |  | 10 | 100 | kHz |

LED BACKLIGHT DRIVER / LED FAULT DETECTION

| LED Short-Detection Threshold | $V_{\text {THSHRT }}$ | ${ }^{12} \mathrm{C}$ mode, bit configuration $=11$ (00: short detection disabled), default value in stand-alone mode | 7.7 | 8 | 8.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}^{2} \mathrm{C}$ mode, led_short_th[1:0 ] $=10$ | 5.75 | 6 | 6.25 |  |
|  |  | ${ }^{2} \mathrm{C}$ mode, led_short_th[1:0] $=01$ | 2.8 | 3 | 3.2 |  |
| OUT_Check-LEDSource Current | IOUT_CKLED | $\mathrm{V}_{\text {OUT_ }}=0.5 \mathrm{~V}$ | 50 | 60 | 70 | $\mu \mathrm{A}$ |
| OUT_Short-to-GND Detection Threshold | Vout_GND | Vout_ falling | 230 | 250 | 270 | mV |
| OUT_ Unused-Detection High Threshold | VOUT_UN |  | 0.8 | 0.85 | 0.9 | V |
| OUT_Open-LEDDetection Threshold | VOUT_OPEN |  | 230 | 250 | 270 | mV |
| Shorted-LED-Detection Flag Delay | ${ }_{\text {t }}^{\text {SHRT }}$ |  |  | 6.8 |  | $\mu \mathrm{s}$ |
| LED BACKLIGHT DRIVER / OVERVOLTAGE AND UNDERVOLTAGE PROTECTION |  |  |  |  |  |  |
| BSTMON Overvoltage Threshold | VBSTMON_OV | $V_{\text {BSTMON }}$ rising | 0.92 | 0.95 | 0.98 | V |
| BSTMON Overvoltage Hysteresis | $\begin{gathered} \mathrm{V}_{\text {BSTMON_OV }} \\ \text { HYS } \end{gathered}$ |  |  | 50 |  | mV |
| BSTMON Input Bias Current | IBSTMON | $0<\mathrm{V}_{\text {BSTMON }}<1 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| BSTMON UndervoltageTrip Threshold | Vovpuvlo | $\mathrm{V}_{\text {BSTMON }}$ rising | 0.384 | 0.4 | 0.416 | V |
| Boost UndervoltageDetection Delay | OVPUVLO_B LK |  |  | 10 |  | $\mu \mathrm{s}$ |
| Boost UndervoltageBlanking Time |  | After soft-start, fast_ss = 1 | 26.28 | 28.46 | 30.74 | ms |
|  |  | After soft-startup, fast_ss $=0$ | 49 | 53.25 | 57.5 |  |
| TEMP PIN |  |  |  |  |  |  |
| TEMP Pin Voltage | $\mathrm{V}_{\text {TEMP }}$ | $\mathrm{I}_{\text {TEMP }}=-10 \mu \mathrm{~A}$ | 380 | 400 | 420 | mV |
| TEMP to IOUT_ Gain |  |  |  | 0.667 |  | \%/ $\mu \mathrm{A}$ |
| TEMP Pin Disable Threshold |  |  |  | 0.5 |  | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEMP Pin Leakage Current |  | $+25^{\circ} \mathrm{C}$ |  | 0.05 | 1 | $\mu \mathrm{A}$ |
| TEMP Current for LED Current Disable | ITEMPD |  | 80 | 120 | 160 | $\mu \mathrm{A}$ |
| PROGRAMMING VOLTAGE |  |  |  |  |  |  |
| $V_{\text {PROG }}$ Voltage |  |  | 8.2 | 8.5 | 8.8 | V |
| VPROG Voltage Undervoltage Threshold |  | $V_{\text {PROG }}$ rising |  | 8 | 8.2 | V |
| VPROG Voltage Overvoltage Threshold |  | $V_{\text {PROG }}$ falling | 8.8 | 9 |  | V |
| $V_{\text {PROG }}$ Input Current |  | During NV programming, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 9 | 25 | mA |
| NV Programming Time |  |  |  | 16 | 20 | ms |
| LOGIC INPUTS AND OUTPUTS (EN, SCL, SDA, DIM, ADD, MODE, PFO) |  |  |  |  |  |  |
| Digital Inputs Logic-High | $\mathrm{V}_{\text {IH }}$ |  | 1.25 |  |  | V |
| Digital Inputs Logic-Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.5 | V |
| Digital Inputs Hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ |  |  | 300 |  | mV |
| EN Input Pull-down Resistor |  |  | 100 | 165 |  | k $\Omega$ |
| EN Blanking Time | ten_BLK |  |  | 10 |  | $\mu \mathrm{s}$ |
| DIM Pull-up Current | IDIM | $\mathrm{V}_{\text {DIM }}=0 \mathrm{~V}$ |  | 5 |  | $\mu \mathrm{A}$ |
| ADD and MODE Pull-up Current | IADD_MODE | $\mathrm{V}_{\mathrm{ADD}}=\mathrm{V}_{\mathrm{MODE}}=0 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |
| SCL Input Current | ISCL | $\mathrm{V}_{\text {SCL }}=+5 \mathrm{~V}$ |  |  | +1 | $\mu \mathrm{A}$ |
| PFO, FLTB, SDA Output Low Voltage | Vol_OUT | $\mathrm{I}_{\text {FLTB }}=\mathrm{I}_{\text {SDA }}=\mathrm{I}_{\text {PFO }}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| PFO, FLTB, SDA Output Leakage Current | Iout_LEAK | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FLTB}}=\mathrm{V}_{\text {SDA }}=\mathrm{V}_{\mathrm{PFO}}=5.5 \mathrm{~V}$ |  |  | +1 | $\mu \mathrm{A}$ |
| THERMAL WARNING/SHUTDOWN |  |  |  |  |  |  |
| Thermal-Warning Threshold, TFT Section | TWARN_TFT | Temperature rising |  | 125 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Warning Threshold, Backlight Section | TWARN_BL |  |  | 125 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Threshold, TFT Section | TSHDN_TFT | Temperature rising |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Threshold, Backlight Section | TSHDN_BL | Temperature rising |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis | TSHDN_HYS |  |  | 17 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |
| Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  |  | 0.4 | MHz |

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}\right.$, typical operating circuit, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP |
| :--- | :---: | :---: | :---: | :---: |
| Hold Time (Repeated) <br> START | thD:STA |  | 600 | MAX |
| SCL Low Time | $\mathrm{t}_{\text {LOW }}$ |  | 1300 | ns |
| SCL High Time | $\mathrm{t}_{\text {HIGH }}$ |  | 600 | ns |
| Setup Time (Repeated) <br> START | $\mathrm{t}^{\text {SU:STA }}$ |  | 600 | ns |
| Data Hold Time | $\mathrm{t}_{\text {HD:DAT }}$ |  | 0 | ns |
| Data Setup Time | $\mathrm{t}_{\text {SU:DAT }}$ |  | 100 | ns |
| Setup Time for STOP <br> Condition | tSU:STO |  | 600 | ns |
| Spike Suppression |  |  | 50 | ns |

Note 1: Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.
Note 2: Guaranteed by design. Not production tested.

## Typical Operating Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BATT}}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{DIM}}=200 \mathrm{~Hz}\right.$, unless otherwise noted. .










## Typical Operating Characteristics (continued)

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}, \mathrm{f}_{\text {DIM }}=200 \mathrm{~Hz}\right.$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BATT}}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{DIM}}=200 \mathrm{~Hz}\right.$, unless otherwise noted. .




## Typical Operating Characteristics (continued)

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{DIM}}=200 \mathrm{~Hz}\right.$, unless otherwise noted.)


## Pin Configuration

MAX25069


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | IREF | Reference Current Set Pin. Connect a 1\% resistor of value 22kת from IREF to GND. |
| 2 | TEMP | Temperature Sensor Input. To implement LED current reduction at high temperatures, connect an <br> NTC temperature sensor (e.g., the NTCLE100E3103G) to GND with resistors from the NTC to <br> TEMP and to V18. If unused, connect TEMP to V18. |
| 3 | VPROG | Programming Voltage. Apply a voltage of 8.5V to this pin during the programming of nonvolatile <br> registers. Connect to GND through a resistor during normal operation. |
| 4 | V18 | Output of Internal 1.8V Regulator. Connect 1 $\mu \mathrm{F}$ and 22nF capacitors in parallel from V18 to GND <br> with an additional 100nF capacitor close to the V18 and GND pins. |
| 5 | GND | Ground Connection |
| 6 | IN | Supply Input. Connect at least one 10 $\mu$ F ceramic capacitor from IN to GND for proper operation. |
| 7 | INN | Buck-Boost Converter Input. Connect a 10رF ceramic capacitor from INN to GND for proper <br> operation. |
| 8 | NAVDD | Negative Source-Driver Output Voltage |
| 10 | LXN | DC-DC Inverting Converter Inductor/Diode Connection |
| 9 | ADD | Device Address Select Pin. Connect to GND or V18 to select the device I2C address. See Table 5. <br> ADD has an internal pull-up to V18. |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 11 | MODE | Mode Selector Pin. Together with ADD, this pin determines the mode of operation of the $\mathrm{I}^{2} \mathrm{C}$ interface and whether it is used. See Table 3. MODE has an internal pull-up to V18. |
| 12 | VGofF | Output of Negative Charge-Pump Block. Connects directly to the negative charge-pump output to facilitate $\mathrm{VG}_{\text {OFF }}$ discharge through an internal switch connected between $\mathrm{VG}_{\text {OFF }}$ and GND. $V G_{\text {OFF }}$ is also the regulator feedback pin. |
| 13 | DN | Regulated Charge-Pump Driver for the Negative Charge Pump. Connect to an external flying capacitor. |
| 14 | CPGND | Charge Pump Ground |
| 15 | DP | Regulated Charge-Pump Driver for Positive Charge Pump. Connect to an external flying capacitor. |
| 16 | PGVDD | Switched Version of HVINP Voltage for the Positive Charge Pump. Provides soft-start control of the VGON output. Bypass PGVDD with a $1 \mu \mathrm{~F}$ ceramic capacitor to GND. |
| 17 | VGoN | Output of Positive Charge-Pump Block. VG ON connects directly to the positive charge-pump output to facilitate VGON discharge through an internal switch connected between VGON and GND. $\mathrm{VG}_{\mathrm{ON}}$ is also the regulator feedback pin. |
| 18 | AVDD | Positive Source-Driver Output Voltage. Bypass AVDD with a capacitor to GND. |
| 19 | PGND1 | Power-Ground Connection |
| 20 | PGND2 | Power-Ground Connection |
| 21 | LXP1 | Boost HVINP Converter Switching-Node Connection. Connect LXP1 to the external inductor and rectifier diode. |
| 22 | LXP2 | Boost HVINP Converter Switching-Node Connection. Connect LXP2 to the external inductor and rectifier diode. |
| 23 | HVINP | Boost Output and Input for the AVDD, PGVDD, and Charge Pumps |
| 24 | FLTB | Active-Low, Open-Drain Fault Indication Output. Connect an external pull-up resistor from FLTB to an external supply lower than 5 V . |
| 25 | EN | Enable Input. When EN is high, the device is enabled. With EN low, the device is in shutdown with low quiescent current. EN has an internal pull-down resistor. |
| 26 | DIM | PWM Dimming Input. DIM has an internal pull-up to V18. |
| 27 | SDA/ADIM | ${ }^{1}$ ²C Data I/O. Connect a pull-up resistor from SDA to the system logic supply. In standalone mode, this pin is the analog dimming input (if unused, connect to GND). |
| 28 | SCL | ${ }^{2} \mathrm{C}$ C Clock Input. Connect a pull-up resistor from SCL to the system logic supply. |
| 29 | PFO | Open-Drain Power-Fail Indicator Pin. When the IN voltage is below a threshold, the PFO output goes low. Add an external pull-up resistor between PFO and IN. |
| 30 | NDRVS | Sense Connection for Gate of External MOSFET. Connect NDRVS directly to the gate after the gate resistor. |
| 31 | NDRV | Switching nMOSFET Gate-Driver Output. Connect NDRV to the gate of the external switchingpower MOSFET. Typically, a small resistor ( $1 \Omega$ to $22 \Omega$ ) is inserted between the NDRV output and nMOSFET gate to decrease the slew rate of the gate driver and reduce the switching noise. |
| 32 | V5 | 5 V Regulator Output, Voltage Supply for NDRV Gate Driver. Place a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to V5 and PGND3. |
| 33 | PGND3 | Power-Ground Connection |
| 34 | COMP | LED Driver Switching-Converter Compensation Input. Connect an RC network from COMP to GND to compensate the backlight boost converter (see the Feedback Compensation section). |
| 35 | BSTMON | LED Driver Output-Voltage-Sensing Input. This voltage is used for overvoltage and undervoltage protection. |
| 36 | CSN | LED Driver MOSFET Negative Current-Sense Connection. Connect this pin directly to the GND side of the compensation network connected to the COMP pin. |

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 37 | CSP | LED Driver MOSFET Positive Current-Sense Connection. Connect a sense resistor from the <br> MOSFET source to PGND and a further resistor from the MOSFET source to the CSP pin to set <br> the slope compensation (see the Current-Sense Resistor and Slope Compensation section). |
| 38 | NGATE | Gate Connection for External Series nMOSFET Driven by the Internal Charge Pump |
| 39 | BATT | LED Driver Supply Input. Connect BATT to a 4.5V to 36V supply. Bypass BATT to ground with a <br> ceramic capacitor. |
| 40 | OUT1 | LED String 1 Cathode Connection |
| 41 | OUT2 | LED String 2 Cathode Connection. Connect OUT2 to ground using a 9.1k $\Omega$ resistor, if not used. |
| 42 | OUT3 | LED String 3 Cathode Connection. Connect OUT3 to ground using a 9.1k resistor, if not used. |
| 43 | LGND | LED Ground Connection |
| 44 | OUT4 | LED String 4 Cathode Connection. Connect OUT4 to ground using a 9.1k $\Omega$ resistor, if not used. |
| 45 | OUT5 | LED String 5 Cathode Connection. Connect OUT4 to ground using a 9.1k resistor, if not used. |
| 46 | OUT6 | LED String 6 Cathode Connection. Connect OUT4 to ground using a 9.1k resistor, if not used. |
| 47 | N.C. | Not internally connected. |
| 48 | RT | Frequency Setting Resistor for Backlight Boost Converter |
| - | EP | Exposed Pad. Connect to a large contiguous copper-ground plane for optimal heat dissipation. Do <br> not use EP as the only electrical ground connection. |

## Detailed Description

The MAX25069 is a highly integrated TFT power supply and LED backlight driver IC for automotive TFT-LCD applications. The IC integrates one boost converter, one inverting buck-boost converter, two gate-driver supplies, and a boost/SEPIC controller that can power 1 to 6 strings of LEDs in the display backlight. The complete device configuration can be stored in on-board nonvolatile memory.
The source-driver power supplies consist of a boost converter and an inverting buck-boost converter that can generate voltages up to +18 V and down to -10.5 V . The positive source-driver can deliver up to 300 mA at 13.5 V , while the negative source driver is capable of 200 mA . The positive source-driver-supply regulation voltage ( $\mathrm{V}_{\text {AVDD }}$ ) is set through I2C. The negative source-driver-supply voltage ( $\mathrm{V}_{\text {NAVDD }}$ ) is always tightly regulated to $-\mathrm{V}_{\mathrm{AVDD}}$. The source-driver supplies operate from an input voltage between 2.65 V and 5.5 V .
The gate-driver-power supplies consist of regulated charge pumps that generate up to +31.5 V and down to -18 V and can deliver up to 15 mA each.
The IC features a 6-string LED driver with input switch control (NGATE) that can power up to 6 strings of LEDs with 150 mA (max) of current per string. Logic-controlled and $\mathrm{I}^{2}$ C-controlled pulse-width modulation (PWM) dimming are included, with minimum pulse widths as low as 300 ns and the option of phase shifting the LED strings with respect to one another. When phase shifting is enabled, each string is turned on at a different time, reducing the input and output ripple, as well as audible noise. With phase shifting disabled, each current sink turns on at the same time and allows parallel connection of current sinks.
The startup and shutdown sequences for all power domains are controlled using one of the eight preset modes that are selectable using a nonvolatile setting. When a regulator other than HVINP is enabled, the HVINP boost is automatically enabled (if not previously active). In this case, the second regulator is enabled when the soft-start of HVINP has completed.

## Supply Voltages

The voltage on IN is the main supply voltage for the device. An on-chip regulator derives a 1.8 V supply from the voltage on IN , and this 1.8 V supply provides power to most of the on-chip circuitry. The IN voltage must be greater than $\mathrm{V}_{\text {IN }}$ UVLO to allow device operation. In addition, V 18 must be greater than $\mathrm{V}_{\mathrm{V} 18}$ UVLO for the device to function. If the voltāge on IN drops below VPFO, the PFO output asserts low until the V18 supply reaches its undervoltage lockout level. When IN is connected directly to EN, a vin_uvlo fault may be detected at power-up. To avoid this, place a filter with a time constant of at least 10 ms composed of a resistor from IN to EN and a capacitor from EN to GND.
The voltage on the BATT pin is the reference for the NGATE drive output. The voltage on BATT must exceed $V_{B A T T}$ UVR in order for the backlight section to work. (V5 must also exceed $\mathrm{V}_{\mathrm{VCC}}$ UVLOR.) Once the backlight block is operating, the BATT voltage can drop as low as $\mathrm{V}_{\text {BATT_UVF }}$ while maintaining operation (and V5 must remain above $\mathrm{V}_{\text {VCC_ }}$ UVLOF at all times). The drive output for the external boost MOSFET (NDRV) is powered from the V5 voltage, which is nominally 5 V . V 5 is derived from the HVINP voltage. In the case of HVINP voltages less than 5 V , the V 5 regulator will be in dropout and the NDRV output will not reach 5 V .

## PFO Output

PFO is an open-drain output which indicates that the voltage on the IN pin is below a threshold of VPFO_F. The PFO output asserts low in this situation.


Figure 1. PFO Waveform
The threshold for the PFO output can be selected using the pfo_th bit in the SEQ register (address 0x09). This bit can also be stored in nonvolatile memory. The nominal thresholds are shown in Table 1:
Table 1. PFO Thresholds

| SETTING OF pfo_th BIT | PFO FALLING THRESHOLD (V) |
| :---: | :---: |
| 0 (default) | 2.5 |
| 1 | 2.4 |

## TFT Power Section

## Source-Driver Power Supplies

The source-driver power supplies consist of a boost converter (with output at HVINP) with output switch and an inverting buck-boost converter that can be used in one of two ways:

- Boost converter only or unipolar mode: In this case, the boost converter output voltage range is from 11.7 V to 18 V , the $V G_{\text {ON }}$ range is from 12.6 V to 31.5 V , and the inverting converter is not used. To invoke this mode, set the dis_navdd bit in register TFT_CONFIG to 1. In this mode, the external components on LXN and NAVDD can be omitted and INN should be connected to IN.
- Bipolar mode: In this mode, both converters operate and the inverting converter output voltage tracks the output voltage of the boost converter. $\mathrm{V}_{\text {NAVDD }}$ cannot be adjusted independently of $\mathrm{V}_{\text {AVDD }}$. In this mode, the boost converter output voltage range is 4.9 V to 10.5 V , and the $\mathrm{VG}_{\mathrm{ON}}$ range is 8.4 V to 21 V . This is the default mode of operation (dis_navdd = 0).


## AVDD Switch

To facilitate sequencing, the AVDD current-limited switch connects the output of the HVINP boost converter to the capacitor at AVDD. When the AVDD output is turned on, the current limit of the switch is increased in eight steps to its final value. The total time to reach the maximum current limit setting is half of the soft-start time as set by the tstart[1:0] field in the SEQ register. This avoids a sudden drop in HVINP voltage or a surge in input current from IN during AVDD start-up.

## Gate-Driver Power Supplies

The positive gate-driver power supply ( $V G_{\mathrm{ON}}$ ) generates up to +31.5 V (max) and the negative gate-driver power supply (VGoFF) generates as low as -18 V ( min ). Both can supply up to 15 mA output current in tripler/doubling inverter configurations. The $\mathrm{VG}_{\mathrm{ON}}$ and $V G_{\text {OFF }}$ regulation voltages are set independently by writing to the vgon[5:0] and vgoff[5:0] fields in the VGON and VGoff registers. Note that the VGoN voltage also depends on the setting of the dis_navdd bit in
the TFT_CONFIG register (address 0x07).

## Sequencing

When the start bit in the START register is set to 1 , the outputs are enabled in the sequence programmed in the seq_set bits. The start bit can be set to 1 and stored in the nv_start nonvolatile bit so that the device powers up automatically when the EN pin is taken high. The setting should be written before the sequence is executed and should not be changed during the turn-on or turn-off sequences. The sequence options are shown in Table 2:
Table 2. Sequencing

|  | SEQUENCE SET BITS |  |  | POWER-ON |  |  |  | POWER-OFF (REVERSE-ORDER OF POWER-ON) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SEQUENCE } \\ \text { NO. } \end{gathered}$ | seq_set2 | seq_set1 | seq_set0 | 1st | $\begin{aligned} & \text { 2nd } \\ & \text { after t1 } \\ & \text { ms } \end{aligned}$ | 3rd after t2 ms | $\begin{aligned} & \text { 4th } \\ & \text { after t3 } \end{aligned}$ ms | 1st | 2nd after t3 ms | 3rd after t2 ms | $\begin{aligned} & \text { 4th } \\ & \text { after t1 } \end{aligned}$ ms |
| 1 | 0 | 0 | 0 | AVDD | NAVDD | VGofF | VGON | VGON | VGofF | NAVDD | AVDD |
| 2 | 0 | 0 | 1 | AVDD | NAVDD | VGON | VGOFF | VGoff | VGON | NAVDD | AVDD |
| 3 (default) | 0 | 1 | 0 | NAVDD | AVDD | VG ${ }_{\text {OFF }}$ | VGON | VGON | VG ${ }_{\text {OFF }}$ | AVDD | NAVDD |
| 4 | 0 | 1 | 1 | NAVDD | AVDD | VGON | VGOFF | VGOFF | VGON | AVDD | NAVDD |
| 5 | 1 | 0 | 0 | NAVDD | VGOFF | AVDD | VGON | VGON | AVDD | VGOFF | NAVDD |
| 6 | 1 | 0 | 1 | VGofF | VGoN | NAVDD | AVDD | AVDD | NAVDD | VGON | VGOFF |
| 7 | 1 | 1 | 0 | AVDD/ <br> NAVDD | VGoff | VGon | - | VGon | VGoff | AVDD/ <br> NAVDD | - |
| 8 | 1 | 1 | 1 | AVDD/ NAVDD | VGon | VGofF | - | VGofF | VGon | AVDD/ NAVDD | - |

When dis_navdd is set to 1 and the NAVDD output is disabled, the NAVDD slot in Table 2 remains without the output being turned on.
The times in Table 2 are determined by the delayt1, delayt2, and delayt3 settings in the DELAY register (address 0x08). The fastest power-up is obtained by setting the delays to 0 . After all of the TFT outputs have exceeded their power-good levels, the backlight block is turned on.
The output voltages are not monitored during off sequencing; each output is turned off in turn using the programmed delays, as seen in Figure 2. When the delays are set to 0 , outputs are turned off in sequence with 1 ms delays. A sequence can be stored in nonvolatile memory by writing to the burn_otp_reg register.

The V18 linear regulator is powered down 200ms after the power-down sequence is complete if power-down is performed using the EN pin. After this time, the device is in shutdown mode and can be restarted by setting the EN input high. If the outputs are turned off by taking the START bit low, the V18 regulator remains on.


Figure 2. Output Sequencing

## Description of the LED Driver

The IC also includes a high-efficiency, high-brightness LED driver that integrates all of the necessary features to implement a high-performance backlight driver to power LEDs in medium-to-large-sized displays for automotive and general applications. The IC provides load-dump voltage protection up to 40 V in automotive applications and incorporates two major blocks: a DC-DC controller with peak current-mode control to implement a boost, or a SEPICtype switched-mode power supply and a 6 -channel LED driver with 23 mA to 150 mA constant-current-sink capability per channel.
The IC features constant-frequency, peak current-mode control with programmable slope compensation to control the duty cycle of the PWM controller. The DC-DC converter implemented using the controller generates the required supply voltage for the LED strings from a wide input-supply range. Connect LED strings from the DC-DC converter output to the 6 -channel constant-current-sink drivers (OUT1-OUT6) to control the current through the LED strings. The LED current in all 6 LED strings is set by writing to the iset[6:0] field in the ISET register (address $0 \times 0 \mathrm{~A}$ ).
The IC features adaptive voltage control that adjusts the converter output voltage depending on the forward voltage of the LED strings. This feature minimizes the voltage drop across the constant-current-sink drivers and reduces power dissipation in the device. The backlight boost and current sinks are enabled when the complete sequence of the TFT bias section is completed.
The IC provides a very wide (16,666:1) PWM dimming range at 200 Hz dimming frequency (with a dimming pulse as narrow as 300 ns ). The internal dimming signal is derived from the DIM signal or from the phase-shift dimming logic. Phase shifting of the LED strings can be disabled by writing to the psen bit in the BL_CONFIG1 register (address 0x0B).
Other advanced features include detection and string disconnect for open-LED strings, partially or fully shorted strings, and unused strings. Overvoltage protection clamps the BSTMON voltage and thus the converter output voltage in the event of an open-LED condition.
The shorted-LED string threshold is programmable using the sldet[1:0] field in the BL_CONFIG2 register (address 0x0C). The FLTB signal asserts low to indicate open-LED, shorted-LED, and overtemperature conditions if they are not masked. Disable individual current-sink channels by connecting the corresponding OUT_ to LGND_ through a $9.1 \mathrm{k} \Omega$ resistor (starting with OUT6). In this case, FLTB will not indicate an open-LED condition for the disabled channel.

## Undervoltage Lockout

The WLED section features two UVLOs that monitor the input voltage at BATT and the output of the internal LDO

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

regulator at V 5 . The backlight boost is active only when both BATT and V 5 exceed their respective UVLO thresholds.

## Low-Voltage Operation

After the boost soft-start is completed, the MAX25069 can continue to operate with BATT voltages as low as 3 V .
At very low input voltages, the efficiency of the boost converter reduces and the input current can reach very high levels as a consequence. When the BATT voltage falls below $\mathrm{V}_{\mathrm{BA}}$ TT LVF, the boost converter current limit is automatically increased to $V_{\text {CSP }}$ LV, and the switching frequency is reduced if it is greater than 1.35 MHz . In this mode, if the standard current limit is exceeded on four consecutive cycles, a 100ms timer is started which returns the current limit to its original value when it expires. When the input voltage returns above $V_{B A T T}$ LVR, operation at the normal switching frequency is resumed.
The external boost converter components must be selected for worst-case operation. An alternative is to reduce the output power at low input voltages.
If the voltage at BATT drops below the undervoltage lockout level ( $\mathrm{V}_{\mathrm{BATT}}$ UVF) at any time, the boost converter is disabled.

## Oscillator Frequency/External Synchronization

The internal oscillator frequency is programmable between 400 kHz and 2.2 MHz using a timing resistor ( $\mathrm{R}_{\mathrm{RT}}$ ) connected from the RT pin to GND. Use the following equation to calculate the value of $R_{R T}$ for the desired switching frequency (fsw):
$R_{R T}=\frac{26400000}{f_{S W}}-0.32$
where $R_{R T}$ is in $k \Omega$ and $f_{S W}$ is in Hz. If the value of the RT resistor is too low or if the pin is shorted to GND, the boost converter does not start, the FLTB pin goes low, and the rtoor bit in the BL_DIAG register is set.

To synchronize the oscillator with an external clock, AC-couple the external clock to the RT input. The value of the capacitor used for AC-coupling is CSYNC $=10 \mathrm{pF}$, and the duty cycle of the external clock should be $50 \%$. When synchronizing the converter, do not apply the synchronizing signal to the RT pin at startup, as this may cause the RT resistor value check to fail.
At low input voltages and when the switching frequency is above 1.35 MHz , the switching frequency is automatically reduced to 1.35 MHz to enable high-duty-cycle operation and maintain output voltage regulation. This does not apply when the device is synchronized to an external frequency.

## Spread-Spectrum Modulation

The IC includes a spread-spectrum mode that reduces peak electromagnetic interference (EMI) at the switching frequency and its harmonics. Spread spectrum can be enabled and disabled using the bl_ss_off bit in the BL_CONFIG2 register (address 0x0C).
Spread spectrum uses a pseudorandom dithering technique where the switching frequency is varied in the $94 \%$ to $106 \%$ or $97 \%$ to $103 \%$ range (set by the bl_ssl bit in BL_CONFIG2) of the programmed switching frequency set through the external resistor from RT to GND. When spread spectrum is used, the total energy at the fundamental and each harmonic is spread over a wider bandwidth, thus reducing the peak energy at the relevant frequency.
Spread spectrum is disabled if external synchronization is used.

## LED Forward Voltage

The forward voltage of the LEDs driven by the MAX25069 varies with current and temperature. While the LED forward voltage increases with current, it decreases with temperature. The highest voltage across a string of LEDs is thus encountered at the minimum operating temperature. When using the MAX25069, the worst-case total string voltage (at the minimum operating temperature) including the voltage across the device OUT_ pins should be kept below the absolute maximum rating of 42 V . Under normal operating conditions and over temperature, it is recommended that the boost output voltage be less than or equal to 36V. Select the BSTMON resistor-divider in order to guarantee a maximum voltage of 42 V using the procedure described in the Open-LED Management and Overvoltage Protection (OVP) section.

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## LED Current Control

The IC features 6 identical constant-current sources used to drive multiple high-brightness LED strings. The current through each of the channels is adjustable between 23 mA and 150 mA by setting the 7 -bit value iset in the ISET register.
Multiple channels can be paralleled together for string currents exceeding 150 mA .

## Current-Mode DC-DC Controller

The IC backlight boost is a constant-frequency, current-mode controller designed to drive the LEDs in a boost or SEPIC configuration. The IC features multiloop control to regulate the peak current in the inductor, as well as the voltage across the LED current sinks to minimize power dissipation.
Programmable slope compensation is used to avoid subharmonic oscillation that can occur at $>50 \%$ duty cycles in continuous-conduction mode.
The external nMOSFET is turned on at the beginning of every switching cycle. The inductor current ramps up linearly until it is turned off at the peak current level set by the feedback loop. The peak inductor current is sensed from the voltage across the current-sense resistor ( $\mathrm{R}_{\mathrm{CS}}$ ) that is connected from the source of the external nMOSFET to PGND.
The IC features leading-edge blanking to suppress the external nMOSFET switching noise. A PWM comparator compares the current-sense voltage plus the slope-compensation signal with the output of the transconductance error amplifier. The controller turns off the external nMOSFET when the voltage at CS exceeds the error amplifier's output voltage (at the COMP pin). This process repeats every switching cycle to achieve peak current-mode control.
In addition to the peak current-mode-control loop, the IC has two other feedback loops for control. The converter output voltage is sensed through the BSTMON input, which goes to the inverting input of the error amplifier.
The BSTMON gain (AOVP) is defined as $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {BSTMON, or }}(\mathrm{R} 17+\mathrm{R} 16) / \mathrm{R} 16$ (see the Typical Application Circuit). The other feedback comes from the OUT_ current sinks. This loop controls the headroom of the current sinks to minimize total power dissipation, while still ensuring accurate LED current matching. Each current sink has a window comparator with a low threshold of 0.58 V and a high threshold of 0.85 V . These comparators drive logic that controls an up/down counter. The up/down counter is updated on every falling edge of the DIM input and drives an 8-bit digital-to-analog converter (DAC), which sets the reference to the error amplifier. When the system is in steady state, all of the active OUT_ pin voltages should be over the minimum window threshold, and at least one should be lower than the upper threshold.

## 9-Bit Digital-to-Analog Converter (DAC)

The error amplifier's reference input is controlled with an 9-bit DAC. The DAC output is ramped up during startup to implement a soft-start function (see the Startup Sequence section). During normal operation, the DAC output range is limited to between 0.482 V and 0.996 V . Because the DAC output is limited to no less than 0.482 V during normal operation, the overvoltage threshold for the output should be set to a value less than twice the minimum LED forward voltage. The DAC LSB determines the minimum output-voltage step according to the following equation:

## $V_{\text {STEP_MIN }}=V_{\text {DAC_LSB }} \times A_{\text {OVP }}$

where $\mathrm{V}_{\text {STEP_MIN }}$ is the minimum output-voltage step, $\mathrm{V}_{\text {DAC_LSB }}$ is 1.95 mV (typ), and $A_{O V P}$ is the BSTMON resistordivider gain.

## Startup Sequence

The WLED section startup sequence occurs in three stages, which are described in the following sections and illustrated in Figure 3. The overall startup time can be selected using the fast_ss bit in the BL_CONFIG1 register. The boost output voltage at the end of soft-start (the end of Stage 2) differs between the slow- and fast-startup modes.

## Stage 1

After the TFT sequence has been completed, the controller turns on the charge-pump for the external nMOSFET if the V5 and BATT voltages are above their respective undervoltage thresholds. The output current of the charge-pump charges the gate of the external nMOSFET, thus turning it on. After a 2 ms timeout, stage 2 of the startup begins. If NGATE is unused, set the cp_dis bit in the BL_DIS register (address 0x0D) to disable the NGATE charge pump.

## Stage 2

After the external MOSFET on NGATE has been enabled, the IC goes through its power-up checks, including unused

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

string detection, OUT_ short-to-ground detection, RT pin open/short detection, and IREF short detection. To avoid possible damage, the converter does not start if any OUT_ is detected as shorted to ground.
Any current sinks detected as unused are disabled to prevent a false fault-flag assertion during normal operation. After these checks have been performed, the converter begins to operate and the output voltage begins to ramp up. The DAC reference to the error amplifier is stepped upwards until the BSTMON pin reaches 0.48 V (or 0.88 V in fast-startup mode).
This stage duration is fixed at approximately 50 ms ( 22 ms in fast-startup mode).

## Stage 3

The third stage begins once the second stage is complete and the DIM input goes high. During Stage 3, the output of the converter is adjusted until the minimum OUT_ voltage falls within the window comparator limits of 0.58 V (typ) and 0.85 V (typ). The output ramp is again controlled $\bar{b} y$ the DAC, which provides the reference for the error amplifier. The DAC output is updated on each rising edge of the DIM input. If the DIM input is a $100 \%$ duty cycle (DIM $=$ high), then the DAC output is updated once every 10 ms .
The total soft-start time can be calculated using the following equation in slow-startup mode:
$t_{\mathrm{SS}}=50 \mathrm{~ms}+\frac{v_{\mathrm{LED}}+0.875-\left(0.48 \times A_{\mathrm{OVP}}\right)}{f_{\mathrm{DIM}} \times 0.01 \times A_{\mathrm{OVP}}}$
where $\mathrm{t}_{\mathrm{SS}}$ is the total soft-start time, 50 ms is the fixed Stage 1 duration, $\mathrm{V}_{\mathrm{LED}}$ is the total forward voltage of the LED strings, 0.715 V is midpoint of the window comparator, AOVP is the gain of the OVP resistor-divider, fDIM is the dimming frequency (use 100 Hz if the DIM input duty cycle is $100 \%$ ), and 0.01 V is the maximum voltage step per clock cycle of the DAC.
In fast-startup mode (with the fast_ss bit in the BL_CONFIG1 (0x0B) register set to 1 ), the following equation should be used:
$t_{\mathrm{SS}}=22 \mathrm{~ms}+\frac{0.88 \times A_{\mathrm{OVP}}-\left(V_{\mathrm{LED}}+0.875\right)}{f_{\mathrm{DIM}} \times 0.01 \times A_{\mathrm{OVP}}}$

## Backlight Boost Startup



Figure 3. Backlight Boost Startup

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## Open-LED Management and Overvoltage Protection (OVP)

On power-up, the IC detects and disconnects any unused current-sink channels before entering the DC-DC converter soft-start. This avoids asserting the FLTB output for the unused channels. After soft-start, the IC detects open strings and disconnects them from the internal minimum OUT_ voltage detector. This keeps the DC-DC converter output voltage within safe limits and maintains high efficiency.
If any LED string is open, the voltage at the open OUT_ goes to GND. The DC-DC converter output voltage then increases to the overvoltage-protection threshold set by the voltage-divider network connected between the converter output, BSTMON input, and GND (the threshold at which the PWM controller is switched off, holding NDRV low). At that point, any current-sink output with VOUT $<250 \mathrm{mV}$ (typ) is disconnected from the minimum-voltage detector. Select VOUT_OVP (which is the maximum voltage that the boost converter can produce) according to the following equation:
$V_{\text {OUT_OVP }}>1.1 \times\left(V_{\text {LED_MAX }}+1\right)$
where $V_{\text {LED_MAX }}$ is the maximum expected LED string voltage. VOUT_OVP should also be chosen such that the voltage at the OUT_- pins does not exceed the absolute maximum rating.
The upper resistor in the BSTMON resistor-divider (R17) can be selected using the following equation:
$R 17=R 16 \times\left(\frac{V_{\text {OUT_OVP }}}{0.95}-1\right)$
where 0.95 V is the typical BSTMON threshold. Ensure that the minimum voltage on the BSTMON pin is always greater than 0.4 V to avoid the boost converter latching off due to undervoltage by checking the following:
$\left(V_{\text {LED_MIN }}+0.55\right) \times \frac{R 16}{R 16+R 17}>0.4 \mathrm{~V}$
where $\mathrm{V}_{\text {LED_MIN }}$ is the worst-case minimum LED string voltage.
When an open-LED condition occurs, FLTB is asserted low, and the bit corresponding to the channel with the fault is set to 1.
If the boost voltage reaches the BSTMON overvoltage threshold without any open channels, the converter is immediately disabled until the BSTMON voltage drops by 50 mV , upon which switching resumes. In this condition, the boost converter output voltage is triangular due to the hysteretic mode of operation, and the bstov bit in the BL_DIAG register is set.

## Short-LED Detection

The IC checks for shorted LEDs at the falling edge of OUT_. An LED short is detected at OUT_ if the OUT_ voltage is greater than the value programmed using the sldet[1:0] field in the BL_CONFIG2 register. Once a short is detected on any of the strings, the LED strings with the short are disconnected and the FLTB output flag asserts (unless the fault is masked) until the device detects that the shorts are removed on any of the following rising edges of DIM. ShortLED detection is disabled in low-dimming mode. If the DIM input is connected high, short-LED detection is performed continuously.
Short-LED detection is also disabled in cases where all active OUT_ channels rise above the threshold set by the SLDET[1:0] bits in register BL_CONFIG2 (address 0x0C). This can occur in a boost-converter application when the input voltage becomes higher than the total LED string voltage drop, such as during a battery load dump. If a short-LED fault occurs during a load dump, the fault flag does not assert until the load dump is over and the minimum OUT_ voltage has fallen below 2.028 V . If a load dump occurs after a short LED is detected, the fault flag deasserts until the load dump is over and the minimum OUT_ voltage has fallen below 2.028 V , at which point the fault flag reasserts.

## Dimming

Dimming can be performed using an external PWM signal applied to the DIM pin or by writing to the TON_registers. The signal on the DIM pin is sampled with a 20 MHz internal clock except when phase-shifting is disabled, in which case the DIM signal controls the OUT_ outputs directly.

## Low-Dimming Mode

The IC's operation changes at very narrow dimming pulses to ensure a consistent dimming response of the LEDs. If the dimming on-time is lower than $50 \mu \mathrm{~s}$ (typ), the device enters low-dimming mode. In this state, the converter switches continuously and LED short detection is disabled. When the DIM input is greater than $51 \mu \mathrm{~s}$ (typ), the device goes back

## MAX25069

## Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

into normal operation, enabling the short-LED detection and switching the power FET only when the effective dimming signal is high.

## Phase-Shift Dimming

When the psen bit in register BL_CONFIG1 (address 0x0B) is set, phase shifting of the LED strings is enabled. To achieve this, the DIM signal is sampled internally by a 20 MHz clock. The device automatically sets the phase shift between strings to a value depending on the number of strings enabled.
When phase shifting is enabled, the sampled DIM input is used to generate separate dimming signals for each LED string that is shifted in phase. The resolution with which the DIM signal is captured degrades at higher DIM input frequencies; therefore, dimming frequencies between 100 Hz and 3 kHz are recommended, although higher dimming frequencies are technically possible. The phase shift between strings is determined by the following equation:
$\Theta=360 n$
where n is the total number of strings being used and $\theta$ is the phase shift in degrees. See Figure 4 for a timing diagram example with phase shifting enabled.
When phase shifting is disabled, all strings turn on/off at the same time. If multiple current sinks are being connected in parallel, phase shifting should be disabled.
If a fault is detected, resulting in a string being disabled during normal operation, the phase shifting adjusts to the new situation.

When disabling unused strings, disable the higher-numbered OUT_current sinks first.


Figure 4. Phase-Shifted Outputs

## Automatic Fade-In/Fade-Out During Dimming

The device can be configured to perform a smooth change in brightness, even when the DIM input duty cycle or TON_ setting is suddenly changed by setting the FADE_IN_OUT bit in the BL_FADING register to 1.
When using the fade function, it is important to maintain the DIM frequency constant while entering and leaving $100 \%$ duty cycle. This is necessary in order to avoid erroneous frequency measurement that can change the speed of the fadein/out.
The step size in the dimming transition is either $6.25 \%$ or $12.5 \%$, depending on the setting of the FADE_GAIN bit. The total transition time can be set by writing the TDIM field to a value between 0 to 5 , where the value sets the update speed to once every $2^{\text {TDIM. The transition time depends on the initial and final dimming values according to: }}$
$t=\frac{1}{f_{\text {DIM }}} \times 2^{\text {TDIM } \times \frac{\ln \left(\text { DIM }_{F}\right)-\ln \left(\text { DIM }_{i}\right)}{\text { FADE_GAIN }}}$
where $f_{D I M}$ is the dimming frequency, TDIM is the TDIM register setting, DIM $_{F}$ is the final dimming setting, DIM is the initial dimming setting, and FADE_GAIN is either 0.0625 or 0.125 . For this equation, DIM $\mathrm{F}_{\mathrm{F}}$ should be larger than DIM $\mathrm{D}_{\mathrm{i}}$ but, since the fading function is symmetrical, the values can be swapped if the final dimming ratio is lower than the initial one.
When transitioning to $100 \%$ dimming with fading enabled, do not change the input dimming from $100 \%$ until the complete fading transition to $100 \%$ is complete.
If fade-in is enabled at startup, the device will transition smoothly to the desired dimming level from 0 . When the start bit is taken low or the EN pin set to ground, fade-out is not performed.

## Disabling Individual Strings

To disable an unused LED string, connect the unused OUT_ to ground through a $9.1 \mathrm{k} \Omega$ resistor, or set the corresponding DIS_ bit to 1 in the BL_DIS register (address 0x0D) before the start bit is set. During backlight boost startup, the device sources $60 \mu \mathrm{~A}$ (typ) current through the OUT_pins and measures the corresponding voltage. For the string to be properly disabled, the OUT_ voltage should measure between 270 mV and 775 mV during this check. The maximum threshold for the OUT_short-to-ground check is 270 mV , and the minimum unused string-detection threshold is 775 mV .
Note: When disabling unused strings, start by disabling the highest numbered current sinks first (e.g., if two strings need to be disabled, disable OUT6 and the next channel down. Do not disable any two strings at random). During normal operation, strings can be selectively turned off by changing the corresponding TON_setting to 0 . This is only possible when internal dimming is used (not when using the DIM input pin).

## Hybrid Dimming

To enable hybrid dimming, set the hdim bit in register BL_CONFIG1 (address 0x0B). With hybrid dimming enabled, the ADIM pin has no effect on device operation. In hybrid dimming mode, the external LEDs are dimmed by first reducing their current as the dimming duty-cycle decreases from $100 \%$ (see Figure 5). At the crossover level set by the hdim_thr[1:0] bits, dimming transitions to PWM dimming where the LED current is chopped. Depending on the dim_ext bit, the device functions in one of two ways:

- (dim_ext =1) measures the duty cycle on the DIM pin and translates it into a combined LED current value and PWM setting.
- (dim_ext $=0$ ) takes the 18 -bit value from the TON1 register and translates it into a combined LED current value and PWM setting.
Figure 6 illustrates the difference between standard and hybrid dimming with phase-shifting enabled.


Figure 5. Hybrid Dimming Operation with hdim_thr[1:0] = 10 (25\%)


Figure 6. Hybrid Dimming Operation Modes

## Temperature Foldback

When an NTC temperature sensor is connected between GND and a resistor (RT1) connected to the V18 supply, with a further resistor (RT2) connected from the junction of the NTC and RT1 to the TEMP pin, temperature foldback is implemented. When the temperature reaches the temperature T1 (set by RT1), the current in the LEDs is reduced according to the linear scheme shown in Figure 7. The slope of the current reduction is set by RT2. The MAX25069 is
specifically designed to be used with the NTCLE100E3103G or a similar NTC device. Table 3 illustrates some examples of RT1 and RT2 values to obtain certain values of T1 and TDELTA.
Table 3. Temperature Foldback Examples

| RT1 (kS) | RT2 (k) | T1 ( ${ }^{\circ} \mathrm{C}$ ) | T ${ }_{\text {deLTA }}\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: |
| 6.04 | 1.2 | 70 | 30 |
| 6.04 | 2 | 70 | 50 |

When the temperature reaches T1, the OTW bit in register DIAG_REG is asserted. When the temperature reaches TOFF, the LED current is turned off, the bl_ot bit is set high, and the FLTB pin asserts low.


Figure 7. Temperature Foldback Curve

## Fault Protection

The IC has robust fault and overload protection. If any of the VGOFF, NAVDD, AVDD, or VGON outputs fall to less than $85 \%$ (typ) of their intended regulation voltage for more than 15 ms (typ), or if a short-circuit condition occurs on any output for any duration, then all outputs latch off and a fault condition is set. The backlight section also includes comprehensive diagnostics and fault signalling.
Both device sections (TFT and backlight) have independent thermal-fault detection and thermal warnings; only the section causing the thermal overload is turned off.
Thermal faults are cleared when the die temperature drops by $17^{\circ} \mathrm{C}$.
When a fault is detected, the open-drain FLTB output goes low unless the fault is masked. The FLTB output pin is an active-low, open-drain output that can be used to signal various device faults The FLTB output can flag any or all of the conditions listed below.
In the TFT section:

- Undervoltage fault on HVINP, AVDD, NAVDD, VGoN, or VGoff
- Thermal warning in the TFT bias section
- Thermal shutdown in the TFT bias section

In the backlight section:

- Open fault on any of the OUT_pins
- Shorted-LED fault on any of the OUT_pins
- Any OUT_ shorted to GND
- LED boost converter undervoltage
- IREF resistor out of range
- RT resistor out of range
- NTC fault
- Undervoltage on BATT
- Thermal warning in the backlight section
- Thermal shutdown in the backlight section

In addition the following general faults are signalled:

- $\mathrm{I}^{2} \mathrm{C}$ parity error
- Undervoltage on the IN pin
- Nonvolatile memory fault

Some of the above conditions can be masked from causing FLTB to go low by using the corresponding mask bit in the TFTMASK1, TFTMASK2, and BL_MASK registers.
In standalone mode, if the fltb_mode bit is 0 , the duty-cycle on the FLTB pin indicates the type of fault according to the following scheme:

- FLTB continuously low: Thermal-shutdown fault on either block, undervoltage on IN, or nonvolatile memory fault
- $25 \%$ duty cycle on FLTB: Faults in both LED and TFT sections
- $50 \%$ duty cycle on FLTB: Fault in TFT section
- $75 \%$ duty cycle on FLTB: Fault in LED section

This list is in order of priority where FLTB continuously low takes highest precedence.
Otherwise, if fltb_mode is 1 , FLTB asserts low upon the occurrence of any fault.

## Serial Interface

The MAX25069 IC features an ${ }^{2}$ C , 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the IC and the controller at clock rates up to 400 kHz . The controller, typically a microcontroller, generates SCL and initiates data transfer on the bus. The operation mode of the device is controlled by the ADD and MODE pins as shown in Table 4.
Table 4. Add/Mode Pins

| MODE | ADD | OPERATION MODE | FLTB |
| :---: | :---: | :--- | :--- |
| GND | GND | Full ${ }^{2} \mathrm{C}$ read/write access | Low with fault |
| GND | V18 | Full $1^{2} \mathrm{C}$ read/write access | Low with fault |
| V18 | GND | Standalone mode, no $I^{2} \mathrm{C}$ access | PWM output with fault |
| V18 | V18 | I $^{2} \mathrm{C}$ read-only access | Low with fault |

If the device powers up in standalone mode, it is latched in that mode, and the mode of operation can only be changed by powering off the device.
The read and write addresses are shown in Table 5.
Table 5. I ${ }^{2} \mathrm{C}$ Address

| ADD PIN CONNECTION | DEVICE ADDRESS |  |  |  |  |  |  | WRITE ADDRESS | READ ADDRESS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |
| GND | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0x9C | 0x9D |
| V18 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $0 \times 9 \mathrm{E}$ | $0 \times 9 \mathrm{~F}$ |

A controller device communicates with the MAX25069 by transmitting the correct peripheral ID followed by the register address and data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition, and a STOP $(P)$ condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## pulse.

The IC's SDA line operates as both an input and an open-drain output. A pull-up resistor greater than $500 \Omega$ is required on the SDA bus. In general, the resistor has to be selected as a function of bus capacitance such that the rise time on the bus is not greater than 120 ns. The IC's SCL line operates as an input only. A pull-up resistor greater than $500 \Omega$ is required on SCL if there are multiple controllers on the bus, or if the controller in a single-controller system has an open-drain SCL output. In general, for the SCL-line resistor selection, the same SDA recommendations apply. Series resistors in line with SDA and SCL are optional. The SCL and SDA inputs suppress noise spikes to assure proper device operation, even on a noisy bus.

## Nonvolatile (NV) Memory

The MAX25069 includes six blocks of one-time-programmable memory (the number of writes performed so far can be read from nv_count[2:0] in the REG_CTRL register). The user can store the block of volatile registers from $0 \times 07$ to $0 \times 15$ in nonvolatile memory, which is in turn mapped to register locations $0 \times 17$ to $0 \times 25$. Note that before the nonvolatile memory has been written to the first time, a read from the locations $0 \times 17$ to $0 \times 25$ yields the result $0 \times F F$.

The contents of the nonvolatile memory are protected by a single-error correction/double-error detection (SECDED) redundant code, while data transfer from nonvolatile memory to registers $0 \times 07$ to $0 \times 15$ is protected by a parity check. If the parity check fails, a retry is performed two times. If all three attempts are unsuccessful, the device does not start up, the nv_flt bit is set, and the FLTB pin is asserted low. If the SECDED check fails, the device does not start up, the nv_flt bit is set, and the FLTB pin is asserted low.
If there are no errors, the outputs are turned on with the stored values and in the stored sequence.
To store the contents of registers $0 \times 07$ to $0 \times 15$ to nonvolatile memory a voltage source of $8.5 \mathrm{~V} \pm 2 \%$ capable of supplying more than 25 mA should be connected to the $\mathrm{V}_{\text {PROG }}$ pin. When the $\mathrm{V}_{\mathrm{PROG}}$ voltage is stable, an $\mathrm{I}^{2} \mathrm{C}$ NV write command can be performed by writing to the burn_otp_reg register. If the NV write is unsuccessful (because the VPROG voltage was out of range or because of a general memory error), the nv_flt bit is set and the FLTB pin goes low. After an NV write command is executed, the nv_flt bit should be checked. If nv_flt is high, another NV write can be attempted.
Connect $V_{\text {PROG }}$ to GND if there is no need to program the nonvolatile memory.

## Autorefresh Function

When the refresh bit in register CONFIG is set, the device reads from the nonvolatile registers at intervals of 1s and writes the data into the corresponding volatile registers. This avoids the effect of possible corruption of the volatile registers. Autorefresh reads are subject to error correction in the same way as the initial read after device power-up.
See the Using the NV Memory section when programming the nonvolatile memory.

## BURN, REBOOT, and RESTART Commands

The BURN and REBOOT commands are used to store the contents of registers $0 \times 07$ to $0 \times 15$ in nonvolatile memory or to fetch the contents of nonvolatile memory and load them into registers $0 \times 07$ to $0 \times 15$, respectively. The RESTART command is used to restart the device from a latched-fault mode. When a RESTART command is performed, all fault bits are cleared.
A BURN command is performed by writing 0xA5 to register address 0x78 (burn_otp_reg).
A REBOOT command is performed by writing $0 \times 5 \mathrm{~A}$ to register address $0 \times 79$ (reboot_otp_reg).
A RESTART command is performed by writing $0 \times C 3$ to register address $0 \times 7 \mathrm{~A}$ (soft_restart).
When parity checking is enabled and one of these user commands is sent to the device, the third byte should be such as to have even parity over the 3 bytes sent.

## Register Map

MAX25069

| ADDRESS | NAME | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USER REGISTERS |  |  |  |  |  |  |  |  |  |
| $0 \times 00$ | DEVICE[7:0] | - | - | dev_id[5:0] |  |  |  |  |  |
| $0 \times 02$ | REG CTRL[7:0] | - | dis_refr | nv_count[2:0] |  |  | rev_id[2:0] |  |  |
| $0 \times 03$ | TFTMASK1[7:0] | - | avdd_uv _mask | - | $\begin{aligned} & \hline \text { navdd_u } \\ & \text { v_mask } \end{aligned}$ | - | $\begin{gathered} \text { vgon_uv } \\ \text { _mask } \end{gathered}$ | - | $\begin{gathered} \text { vgoff_uv } \\ \text { _mask } \end{gathered}$ |
| 0x04 | TFTMASK2[7:0] | - | par_err mask | vin uvlo _mask | hvinp_uv _mask | - | - | - | th_warn_ mask |
| 0x05 | TFT FAULT1[7:0] | - | avdd_uv | - | $\begin{gathered} \text { navdd_u } \\ \text { v } \end{gathered}$ | - | vgon_uv | - | vgoff_uv |
| $0 \times 06$ | TFT_FAULT2[7:0] | - | par_err | vin_uvlo | hvinp_uv | th_shdn | nv_flt | clk_err | th_warn |
| $0 \times 07$ | TFT CONFIG[7:0] | $\underset{\mathrm{d}}{\text { dis_nd }^{\prime}}$ | refresh | en_ss | fSW | tretry | [1:0] |  | 1:0] |
| $0 \times 08$ | DELAY[7:0] | delayt1[1:0] |  | delayt2[1:0] |  | delayt3[1:0] |  | - | par_en |
| 0x09 | SEQ[7:0] | seq_set[2:0] |  |  | pfo_th | tstart[1:0] |  | $\underset{\text { Ixp_lim_I }}{\substack{\text { ow }}}$ | start |
| $0 \times 0 \mathrm{~A}$ | ISET[7:0] | - | iset[6:0] |  |  |  |  |  |  |
| 0x0B | BL_CONFIG1[7:0] | dim_ext | hdim | hdim_thr[1:0] |  | bstforce | fast_ss | psen | $\underset{\mathrm{e}}{\text { fltb_mod }}$ |
| 0x0C | BL CONFIG2[7:0] | bl_ilim | fpwm[2:0] |  |  | bl_ss_off | bl_ssl | sldet[1:0] |  |
| 0x0D | BL_DIS[7:0] | cp_dis | - | dis_bl | dis6 | dis5 | dis4 | dis3 | dis2 |
| 0x0E | BL FADING[7:0] | - | - | - | $\begin{gathered} \text { fade_gai } \\ \text { n } \end{gathered}$ | $\begin{gathered} \text { fade_in_ } \\ \text { out } \end{gathered}$ | tfade[2:0] |  |  |
| 0x0F | CUSTOMER_USE1[7:0] | customer_use1[7:0] |  |  |  |  |  |  |  |
| $0 \times 10$ | CUSTOMER USE2[7:0] | customer_use2[7:0] |  |  |  |  |  |  |  |
| $0 \times 11$ | CUSTOMER_USE3[7:0] | customer_use3[7:0] |  |  |  |  |  |  |  |
| $0 \times 12$ | CUSTOMER USE4[7:0] | customer_use4[7:0] |  |  |  |  |  |  |  |
| $0 \times 13$ | AVDD_SET[7:0] | - | - | avdd[5:0] |  |  |  |  |  |
| $0 \times 14$ | VGON[7:0] | - | - | vgon[5:0] |  |  |  |  |  |
| $0 \times 15$ | VGOFF[7:0] | - | - | vgoff[5:0] |  |  |  |  |  |
| 0x17 | NV CONFIG[7:0] | $\begin{gathered} \text { nv_dis_n } \\ \text { avdd } \end{gathered}$ | $\begin{gathered} \hline \text { nv_refres } \\ \text { h } \end{gathered}$ | $\underset{\mathrm{s}}{\text { nv_en_s }}$ | nv_fSW | nv_tretry[1:0] |  | nv_tfault[1:0] |  |
| 0x18 | NV DELAY[7:0] | nv_delayt1[1:0] |  | nv_delayt2[1:0] |  | nv_delayt3[1:0] |  | unused | $\mathrm{nv}_{\mathrm{n}} \mathrm{par}_{\mathrm{n}}$ |
| 0x19 | NV_SEQ[7:0] | nv_seq_set[2:0] |  |  | $\begin{gathered} \text { nv_pfo_t } \\ h \end{gathered}$ | nv_tstart[1:0] |  | nv_lxp_li <br> m_low | nv_start |
| $0 \times 1 \mathrm{~A}$ | NV ISET[7:0] | unused | nv_iset[6:0] |  |  |  |  |  |  |
| 0x1B | NV_BL_CONFIG1[7:0] | $\underset{\text { ext }}{\text { nv_dim_ }}$ | nv_hdim | nv_hdim_thr[1:0] |  | $\begin{gathered} \text { nv_bstfor } \\ \text { ce } \end{gathered}$ | $\begin{gathered} \text { nv_fast_ } \\ \text { ss } \end{gathered}$ | nv_psen | $\begin{gathered} \hline \text { nv_fltb_ } \\ \text { mode } \end{gathered}$ |
| 0x1C | NV BL CONFIG2[7:0] | $\begin{gathered} \hline \text { nv_bl_ili } \\ \text { m } \end{gathered}$ | nv_fpwm[2:0] |  |  | $\underset{\substack{\text { nv_bl_sf }}}{\text { _ofs }}$ | nv_bl_ssl | nv_sldet[1:0] |  |
| 0x1D | NV_BL_DIS[7:0] | $\mathrm{nv}_{\mathrm{s}, \mathrm{sp}}$ | unused | nv_dis_b | nv_dis6 | nv_dis5 | nv_dis4 | nv_dis3 | nv_dis2 |

Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| ADDRESS | NAME | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1E | NV_BL_FADING[7:0] | unused[2:0] |  |  | $\begin{gathered} \text { nv_fade_ } \\ \text { gain } \end{gathered}$ | nv_fade_ in_out | nv_tfade[2:0] |  |  |
| 0x1F | $\begin{aligned} & \text { NV CUSTOMER USE1 } \\ & \hline 7: 0] \\ & \hline \end{aligned}$ | nv_customer_use1[7:0] |  |  |  |  |  |  |  |
| 0x20 | $\begin{aligned} & \text { NV CUSTOMER_USE2 } \\ & \hline 7: 0] \\ & \hline \end{aligned}$ | nv_customer_use2[7:0] |  |  |  |  |  |  |  |
| 0x21 | $\begin{aligned} & \text { NV CUSTOMER USE3 } \\ & \hline 7: 0] \\ & \hline \end{aligned}$ | nv_customer_use3[7:0] |  |  |  |  |  |  |  |
| 0x22 | NV CUSTOMER USE4 [7:0] | nv_customer_use4[7:0] |  |  |  |  |  |  |  |
| $0 \times 23$ | NV_AVDD_SET[7:0] | unused[1:0] |  | nv_avdd[5:0] |  |  |  |  |  |
| $0 \times 24$ | NV VGON[7:0] | unused[1:0] |  | nv_vgon[5:0] |  |  |  |  |  |
| $0 \times 25$ | NV VGOFF[7:0] | unused[1:0] |  | nv_vgoff[5:0] |  |  |  |  |  |
| $0 \times 26$ | AVDD LIM[7:0] | - | - | avdd_lim[5:0] |  |  |  |  |  |
| 0x27 | LO_DIM[7:0] | $\underset{\mathrm{er}}{\text { ton_mast }}$ | - | lo_dim6 | lo_dim5 | lo_dim4 | lo_dim3 | lo_dim2 | Io_dim1 |
| $0 \times 28$ | TON1H[7:0] | ton1h[7:0] |  |  |  |  |  |  |  |
| $0 \times 29$ | TON1L[7:0] | ton1[7:0] |  |  |  |  |  |  |  |
| $0 \times 2 \mathrm{~A}$ | TON2H[7:0] | ton2h[7:0] |  |  |  |  |  |  |  |
| $0 \times 2 \mathrm{~B}$ | TON2L[7:0] | ton21[7:0] |  |  |  |  |  |  |  |
| $0 \times 2 \mathrm{C}$ | TON3H[7:0] | ton3h[7:0] |  |  |  |  |  |  |  |
| 0x2D | TON3L[7:0] | ton31[7:0] |  |  |  |  |  |  |  |
| $0 \times 2 \mathrm{E}$ | TON1 3LSB[7:0] | - | - | ton31sb[1:0] |  | ton2lsb[1:0] |  | ton11sb[1:0] |  |
| $0 \times 2 \mathrm{~F}$ | TON4H[7:0] | ton4h[7:0] |  |  |  |  |  |  |  |
| $0 \times 30$ | TON4L[7:0] | ton41[7:0] |  |  |  |  |  |  |  |
| $0 \times 31$ | TON5H[7:0] | ton5h[7:0] |  |  |  |  |  |  |  |
| $0 \times 32$ | TON5L[7:0] | ton51[7:0] |  |  |  |  |  |  |  |
| $0 \times 33$ | TON6H[7:0] | ton6h[7:0] |  |  |  |  |  |  |  |
| $0 \times 34$ | TON6L[7:0] | ton61[7:0] |  |  |  |  |  |  |  |
| $0 \times 35$ | TON4 6LSB[7:0] | - | - | ton6lsb[1:0] |  | ton5lsb[1:0] |  | ton41sb[1:0] |  |
| $0 \times 36$ | OPEN REG[7:0] | - | - | out6o | out5o | out4o | out3o | out2o | out1o |
| $0 \times 37$ | SHORTGND REG[7:0] | - | - | out6sg | out5sg | out4sg | out3sg | out2sg | out1sg |
| $0 \times 38$ | $\begin{aligned} & \text { SHORTED LED REG[ } \\ & \text { 7:0] } \end{aligned}$ | - | - | out6sl | out5sl | out4sl | out3sl | out2sl | out1sl |
| 0x39 | BL MASK[7:0] | - | battuv | battuvma sk | bstuvma sk | omask | sgmask | bl_otwm ask | slmask |
| 0x3A | BL_DIAG[7:0] | - | rtoor | irefoor | bstuv | bstov | hw_rst | bl_otw | bl_ot |
| USER COMMANDS |  |  |  |  |  |  |  |  |  |
| 0x78 | burn_otp_reg[7:0] | burn_otp[7:0] |  |  |  |  |  |  |  |
| 0x79 | $\underline{\text { reboot otp reg[7:0] }}$ | reboot_otp[7:0] |  |  |  |  |  |  |  |
| 0x7A | soft_restart[7:0] | soft_restart[7:0] |  |  |  |  |  |  |  |

## Register Details

DEVICE ( $0 \times 00$ )


## REG CTRL ( $0 \times 02$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | dis_refr | nv_count[2:0] |  |  | $\mathbf{0}$ |  |
| Reset | - | $0 b 0$ | rev_id[2:0] |  |  |  |  |
| Access <br> Type | - | Write, Read | Read Only |  | $0 \times 0$ |  |  |


| BITFIELD | BITS | DESCRIPTION | DECODE |
| :--- | :---: | :--- | :--- |
| dis_refr | 6 | Refresh disable bit. Use this bit to temporarily <br> disable refresh before a burn_otp command. | 0x0: Refresh bit determines whether refresh is on <br> or off <br> 0x1: Refresh disabled |
| nv_count | $5: 3$ | This field indicates the total number of writes <br> to nonvolatile memory. The maximum value <br> is 6. |  |
| rev_id | $2: 0$ | Revision ID. Reads 0x0. |  |

## TFTMASK1 (0x03)



## TFTMASK2 ( $0 \times 04$ )



## TFT FAULT1 ( $0 \times 05$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | avdd_uv | - | navdd_uv | - | vgon_uv | - | vgoff_uv |
| Reset | - | 0x0 | - | 0x0 | - | 0x0 | - | 0x0 |
| Access Type | - | Read Clears All | - | Read Clears All | - | Read Clears All |  | Read Clears All |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |
| avdd_uv |  | 6 |  | When 1, this bit indicates an undervoltage on AVDD. |  |  |  |  |
| navdd_uv |  | 4 |  | When 1, this bit indicates an undervoltage on NAVDD. |  |  |  |  |
| vgon_uv |  | 2 |  | When 1, this bit indicates an undervoltage on VGON. |  |  |  |  |
| vgoff_uv |  | 0 |  | When 1, this bit indicates an undervoltage on VGoFF. |  |  |  |  |

## TFT FAULT2 $(0 \times 06)$

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | par_err | vin_uvlo | hvinp_uv | th_shdn | nv_flt | clk_err | th_warn |
| Reset | - | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 |
| Access Type |  | Read Clears All | $\begin{aligned} & \text { Read } \\ & \text { Clears AI } \end{aligned}$ | Read Clears All | Read Clears All | Read Clears All | Read Only | Read Clears All |
| BITFIELD |  | BITS | DESCRIPTION |  |  |  |  |  |
| par_err |  | 6 | Indicates that a parity error was detected on an $\mathrm{I}^{2} \mathrm{C}$ transaction. |  |  |  |  |  |
| vin_uvlo |  | 5 | Indicates an undervoltage condition on the IN pin. When this happens, the device turns off all outputs and waits for IN to return above the IN UVLO level, after which the outputs are reenabled in the programmed sequence. |  |  |  |  |  |
| hvinp_uv |  | 4 | When 1, this bit indicates an undervoltage on the boost output, HVINP. |  |  |  |  |  |
| th_shdn |  | 3 | When 1, this bit indicates an overtemperature shutdown on the TFT section and that the complete device has been turned off. |  |  |  |  |  |
| nv_flt |  | 2 | Nonvolatile memory failure - unsuccessful transfer of the contents of NV memory to working memory or more than one error detected. |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| clk_err | 1 | When this bit is 1, the clock for either the TFT or the backlight section has <br> been inactive for 5 $\mu$ s or is out of range. Unless this fault is masked, the FLTB <br> pin asserts low and the local microcontroller should disable the device using <br> the EN pin. This fault can only be cleared by power-on reset (POR). |
| th_warn | 0 | When 1, this bit indicates a thermal warning. |

## TFT CONFIG ( $0 \times 07$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | dis_navdd | refresh | en_ss | fSW | tretry[1:0] |  | tfault[1:0] |  |
| Reset | 0x0 | 0x0 | 0x0 | 0x0 | 0x1 |  | 0x0 |  |
| Access Type | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |  | Write, Read |  |
| BITFIELD | BITS | DESCRIPTION |  |  | DECODE |  |  |  |
| dis_navdd | 7 | When set to 1 , this bit disables the NAVDD converter. Set this bit before enabling the device using the start bit. The dis_navdd bit should not be changed during device operation. |  |  |  |  |  |  |
| refresh | 6 | When this bit is 1 , the contents of the NV registers are automatically copied to the volatile registers every second. |  |  | $0 \times 0$ : Refresh disabled $0 \times 1$ : Refresh enabled |  |  |  |
| en_ss | 5 | Enable spread-spectrum by setting this bit to 1. |  |  |  |  |  |  |
| fSW | 4 | Sets switching frequency of TFT section. |  |  | $\begin{aligned} & 0 \times 0: 2.1 \mathrm{MHz} \\ & 0 \times 1: 420 \mathrm{kHz} \end{aligned}$ |  |  |  |
| tretry | 3:2 | Sets retry time after a fault. |  |  | $0 \times 0$ : Retry disabled <br> $0 \times 1$ : Retry after 0.95 s , total 3 retries <br> $0 \times 2$ : Retry after 1.9 s , total 3 retries <br> $0 \times 3$ : Retry after 1.9s |  |  |  |
| tfault | 1:0 | Sets fault delay time. |  |  | $0 \times 0$ : 15 ms <br> $0 \times 1: 30 \mathrm{~ms}$ <br> $0 \times 2: 60 \mathrm{~ms}$ <br> $0 \times 3$ : 90 ms |  |  |  |

## DELAY (0x08)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | delayt1[1:0] | delayt2[1:0] | delayt3[1:0] | $\mathbf{0}$ | par_en |  |  |
| Reset | $0 \times 2$ | $0 \times 2$ | $0 \times 2$ | - | $0 \times 0$ |  |  |
| Access <br> Type | Write, Read | Write, Read | Write, Read | - | Write, Read |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| delayt1 | $7: 6$ | Set delay t1 in the start-up sequence. Choose between $0,5 \mathrm{~ms}, 10 \mathrm{~ms}$, and <br> 15 ms. |
| delayt2 | $5: 4$ | Set delay t2 in the start-up sequence. Choose between $0,5 \mathrm{~ms}, 10 \mathrm{~ms}$, and <br> 15 ms. |
| delayt3 | $3: 2$ | Set delay t3 in the start-up sequence. Choose between $0,5 \mathrm{~ms}, 10 \mathrm{~ms}$, and <br> 15 ms. |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| par_en | 0 | Parity enable bit. When 1, this bit enables parity checking on write <br> transactions to the device. |

## SEQ (0x09)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | seq_set[2:0] | pfo_th | tstart[1:0] | Ixp_lim_low | start |  |  |  |
| Reset | $0 \times 2$ | $0 \times 0$ | $0 \times 1$ | $0 b 0$ | $0 \times 0$ |  |  |  |
| Access <br> Type | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |  |  |  |


| BITFIELD | BITS | DESCRIPTION | DECODE |
| :--- | :---: | :--- | :--- |
| seq_set | $7: 5$ | Sequence selection bits. | 0x0: Sequence 1 <br> 0x1: Sequence 2 <br> 0x2: Sequence 3 <br> $0 \times 3: ~ S e q u e n c e ~ 4 ~$ |
| $0 \times 4:$ Sequence 5 |  |  |  |
| 0x5: Sequence 6 |  |  |  |
| 0x6: Sequence 7 |  |  |  |
| 0x7: Sequence 8 |  |  |  |$|$

## ISET ( $0 \times 0 \mathrm{~A}$ )



## BL CONFIG1 (0x0B)



## BL CONFIG2 (0x0C)



| BITFIELD | BITS | DESCRIPTION | DECODE |
| :--- | :---: | :--- | :--- |
| bl_ssI | 2 | When spread spectrum is enabled, the bl_ssI <br> bit chooses the amount of spread: When $\overline{0}$, <br> the spread is nominally $\pm 6 \% ;$ when 1 , the |  |
| spread is $\pm 3 \%$. When changing the |  |  |  |
| percentage, first disable spread spectrum |  |  |  |
| using the SS_OFF bit, then change the value |  |  |  |
| of SSL, and finally reenable spread spectrum |  |  |  |
| using SS_OFF. |  |  |  |$\quad$| sldet |
| :--- |

## BL DIS (0x0D)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | cp_dis | - | dis_bl | dis6 | dis5 | dis4 | dis3 | dis2 |
| Reset | 0x0 | - | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 |
| Access Type | Write, Read | - | Write, Rea | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |
| cp_dis |  | 7 |  | When 1 , this bit disables the internal charge pump which drives the NGATE pin. Set to 1 when an external series switch is not used. Setting CP_DIS to 0 during operation will cause complete shutdown of the device and is not recommended. |  |  |  |  |
| dis_bl |  | 5 |  | Disable bit for backlight section. |  |  |  |  |
| dis6 |  | 4 |  | Set this bit to 1 to disable OUT6. This must be done before ENA is written to 1. |  |  |  |  |
| dis5 |  | 3 |  | Set this bit to 1 to disable OUT5. This must be done before ENA is written to 1. |  |  |  |  |
| dis4 |  | 2 |  | Set this bit to 1 to disable OUT4. This must be done before ENA is written to 1. |  |  |  |  |
| dis3 |  | 1 |  | Set this bit to 1 to disable OUT3. This must be done before ENA is written to 1. |  |  |  |  |
| dis2 |  | 0 |  | Set this bit to 1 to disable OUT2. This must be done before ENA is written to 1. |  |  |  |  |

BL FADING (0x0E)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | fade_gain | fade_in_out | tfade[2:0] |  |  |
| Reset | - | - | - | $0 b 0$ | $0 b 0$ | $0 \times 0$ |  |  |
| Access <br> Type | - | - | - | Write, Read | Write, Read | Write, Read |  |  |


| BITFIELD | BITS | DESCRIPTION | DECODE |
| :--- | :---: | :--- | :--- |
| fade_gain | 4 | When this bit is set to 1, the fade-in-out <br> function has a gain of $12.5 \%$, otherwise <br> $6.25 \%$ |  |
| fade_in_out | 3 | When this bit is set to 1, the fade-in-out <br> function for the LED dimming is enabled. |  |


| BITFIELD | BITS | DESCRIPTION | DECODE |
| :---: | :---: | :---: | :---: |
| tfade | 2:0 | Sets the fading update time interval according to $2^{\text {TDIM }}$. TDIM can be between 0 and 5 . When set to 0 , fading is updated on every dimming cycle. | $0 \times 1$ : 2 <br> 0x2: 4 <br> $0 \times 3$ : 8 <br> 0x4: 16 <br> 0x5: 32 <br> 0x6: N/A <br> 0x7: N/A |

## CUSTOMER USE1 (0x0F)

Register which can be used to store user data that can also be stored in nonvolatile memory.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | customer_use1[7:0] |  |  |  |  |  |  |  |
| Reset |  |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |
| BITFIELD | BITS |  | DESCRIPTION |  |  |  |  |  |
| customer_use1 | 7:0 |  |  |  |  |  |  |  |

## CUSTOMER USE2 $(0 \times 10)$

Register which can be used to store user data that can also be stored in nonvolatile memory.


## CUSTOMER USE3 (0x11)

Register which can be used to store user data that can also be stored in nonvolatile memory.


## CUSTOMER USE4 (0×12)

Register which can be used to store user data that can also be stored in nonvolatile memory.

MAX25069
Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | customer_use4[7:0] |  |  |  |  |  |  |  |
| Reset |  |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |
| BITFIELD | BITS |  |  | DESCRIPTION |  |  |  |  |
| customer_use4 | 7:0 |  |  |  |  |  |  |  |

## AVDD SET ( $0 \times 13$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | avdd[5:0] |  |  |  |  |  |
| Reset | - | - | 0x1A |  |  |  |  |  |
| Access Type | - | - | Write, Read |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| avdd | 5:0 | Sets AVDD and NAVDD voltages. When NAVDD is disabled using the dis_navdd bit, the voltage values represented by the avdd bits change. |  |  |
|  |  | Value | dis_navdd = 1 | dis_navdd $=0$ |
|  |  | 0x0 | 11.7 | N/A |
|  |  | 0x1 | 11.8 | N/A |
|  |  | 0x2 | 11.9 | N/A |
|  |  | 0x3 | 12 | N/A |
|  |  | 0x4 | 12.1 | N/A |
|  |  | 0x5 | 12.2 | N/A |
|  |  | 0x6 | 12.3 | N/A |
|  |  | 0x7 | 12.4 | 4.9 |
|  |  | 0x8 | 12.5 | 5 |
|  |  | 0x9 | 12.6 | 5.1 |
|  |  | 0xA | 12.7 | 5.2 |
|  |  | 0xB | 12.8 | 5.3 |
|  |  | 0xC | 12.9 | 5.4 |
|  |  | 0xD | 13 | 5.5 |
|  |  | OxE | 13.1 | 5.6 |
|  |  | 0xF | 13.2 | 5.7 |
|  |  | 0x10 | 13.3 | 5.8 |
|  |  | 0x11 | 13.4 | 5.9 |
|  |  | 0x12 | 13.5 | 6 |
|  |  | 0x13 | 13.6 | 6.1 |
|  |  | 0x14 | 13.7 | 6.2 |
|  |  | 0x15 | 13.8 | 6.3 |
|  |  | 0x16 | 13.9 | 6.4 |
|  |  | 0x17 | 14 | 6.5 |
|  |  | 0x18 | 14.1 | 6.6 |
|  |  | 0x19 | 14.2 | 6.7 |
|  |  | 0x1A | 14.3 | 6.8 |
|  |  | 0x1B | 14.4 | 6.9 |
|  |  | 0x1C | 14.5 | 7V |
|  |  | 0x1D | 14.6 | 7.1 |
|  |  | 0x1E | 14.7 | 7.2 |
|  |  | 0x1F | 14.8 | 7.3 |
|  |  | 0x20 | 14.9 | 7.4 |
|  |  | 0x21 | 15 | 7.5 |
|  |  | 0x22 | 15.1 | 7.6 |
|  |  | 0x23 | 15.2 | 7.7 |
|  |  | 0x24 | 15.3 | 7.8 |
|  |  | 0x25 | 15.4 | 7.9 |
|  |  | 0x26 | 15.5 | 8 |

MAX25069
Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6 -Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias


## VGON ( $0 \times 14$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - |  | vgon[5:0] |  |  |  |
| Reset | - | - | $0 \times 16$ |  |  |  |  |
| Access <br> Type | - | - | Write, Read |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| vgon | 5:0 | Sets VGON voltage. |  |  |
|  |  | Value | dis_navdd = 0 | dis_navdd = 1 |
|  |  | 0x0 | 8.4 | 12.6 |
|  |  | 0x1 | 8.6 | 12.9 |
|  |  | 0x2 | 8.8 | 13.2 |
|  |  | 0x3 | 9 | 13.5 |
|  |  | 0x4 | 9.2 | 13.8 |
|  |  | 0x5 | 9.4 | 14.1 |
|  |  | 0x6 | 9.6 | 14.4 |
|  |  | 0x7 | 9.8 | 14.7 |
|  |  | 0x8 | 10 | 15 |
|  |  | 0x9 | 10.2 | 15.3 |
|  |  | 0xA | 10.4 | 15.6 |
|  |  | 0xB | 10.6 | 15.9 |
|  |  | 0xC | 10.8 | 16.2 |
|  |  | 0xD | 11 | 16.5 |
|  |  | 0xE | 11.2 | 16.8 |
|  |  | 0xF | 11.4 | 17.1 |
|  |  | 0x10 | 11.6 | 17.4 |
|  |  | 0x11 | 11.8 | 17.7 |
|  |  | 0x12 | 12 | 18 |
|  |  | 0x13 | 12.2 | 18.3 |
|  |  | 0x14 | 12.4 | 18.6 |
|  |  | 0x15 | 12.6 | 18.9 |
|  |  | 0x16 | 12.8 | 19.2 |
|  |  | 0x17 | 13 | 19.5 |
|  |  | 0x18 | 13.2 | 19.8 |
|  |  | 0x19 | 13.4 | 20.1 |
|  |  | 0x1A | 13.6 | 20.4 |
|  |  | 0x1B | 13.8 | 20.7 |
|  |  | 0x1C | 14 | 21 |
|  |  | 0x1D | 14.2 | 21.3 |
|  |  | 0x1E | 14.4 | 21.6 |
|  |  | 0x1F | 14.6 | 21.9 |
|  |  | 0x20 | 14.8 | 22.2 |
|  |  | 0x21 | 15 | 22.5 |
|  |  | 0x22 | 15.2 | 22.8 |
|  |  | 0x23 | 15.4 | 23.1 |
|  |  | 0x24 | 15.6 | 23.4 |
|  |  | 0x25 | 15.8 | 23.7 |
|  |  | 0x26 | 16 | 24 |
|  |  | 0x27 | 16.2 | 24.3 |

MAX25069
Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6 -Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BITFIELD | BITS | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0x28 | 16.4 | 24.6 |
|  |  | 0x29 | 16.6 | 24.9 |
|  |  | 0x2A | 16.8 | 25.2 |
|  |  | 0x2B | 17 | 25.5 |
|  |  | 0x2C | 17.2 | 25.8 |
|  |  | 0x2D | 17.4 | 26.1 |
|  |  | 0x2E | 17.6 | 26.4 |
|  |  | 0x2F | 17.8 | 26.7 |
|  |  | 0x30 | 18 | 27 |
|  |  | 0x31 | 18.2 | 27.3 |
|  |  | 0x32 | 18.4 | 27.6 |
|  |  | 0x33 | 18.6 | 27.9 |
|  |  | 0x34 | 18.8 | 28.2 |
|  |  | 0x35 | 19 | 28.5 |
|  |  | 0x36 | 19.2 | 28.8 |
|  |  | 0x37 | 19.4 | 29.1 |
|  |  | 0x38 | 19.6 | 29.4 |
|  |  | 0x39 | 19.8 | 29.7 |
|  |  | 0x3A | 20 | 30 |
|  |  | 0x3B | 20.2 | 30.3 |
|  |  | 0x3C | 20.4 | 30.6 |
|  |  | 0x3D | 20.6 | 30.9 |
|  |  | 0x3E | 20.8 | 31.2 |
|  |  | 0x3F | 21 | 31.5 |

## VGOFF ( $0 \times 15$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | vgoff[5:0] |  |  |  |  |  |
| Reset | - | - | 0x16 |  |  |  |  |  |
| Access Type | - | - | Write, Read |  |  |  |  |  |

## MAX25069

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, $6-$ Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias


| BITFIELD | BITS | DESCRIPTION | DECODE |
| :--- | :--- | :--- | :--- |
|  |  |  | $0 \times 3 \mathrm{~B}:$ Do not use |
|  |  |  | 0x3C: Do not use |
|  |  |  | $0 \times 3 \mathrm{D}$ : Do not use |
|  |  |  | $0 \times 3 \mathrm{E}$ : Do not use |
|  |  |  | $0 \times 3 F:$ Do not use |

## NV CONFIG (0x17)

Nonvolatile configuration register

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_dis_nav <br> dd | nv_refresh | nv_en_ss | nv_fSW | nv_tretry[1:0] | nv_tfault[1:0] |  |  |
| Reset | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 3$ | $0 \times 3$ |  |  |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only |  |  |


| BITFIELD | BITS | DESCRIPTION |  |
| :--- | :---: | :--- | :--- |
| nv_dis_navd <br> d | 7 | NV setting for dis_navdd | DECODE |
| nv_refresh | 6 | NV setting for refresh bit |  |
| nv_en_ss | 5 | NV setting for en_ss bit | $0 \times 0: 2.2 \mathrm{MHz}$ <br> $0 \times 1: 440 \mathrm{kHz}$ |
| nv_fSW | 4 | NV setting for fSW bit |  |
| nv_tretry | $3: 2$ | NV setting for tretry bits |  |
| nv_tfault | $1: 0$ | NV setting for tfault bits |  |

## NV DELAY (0x18)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_delayt1[1:0] | nv_delayt2[1:0] | nv_delayt3[1:0] | unused | nv_par_en |  |  |
| Reset | $0 \times 3$ | $0 \times 3$ | $0 \times 3$ | $0 \times 1$ | $0 \times 1$ |  |  |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Read Only |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| nv_delayt1 | $7: 6$ | NV setting for delayt1 |
| nv_delayt2 | $5: 4$ | NV setting for delayt2 |
| nv_delayt3 | $3: 2$ | NV setting for delayt3 |
| unused | 1 |  |
| nv_par_en | 0 | NV setting for par_en bit |

## NV SEQ ( $0 \times 19$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_seq_set[2:0] |  | nv_pfo_th | nv_tstart[1:0] | nv_lxp_lim_I <br> ow | nv_start |  |  |
| Reset | $0 \times 7$ | $0 \times 1$ | $0 \times 3$ | $0 \times 1$ | $0 \times 1$ |  |  |  |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Read Only |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| nv_seq_set | $7: 5$ | NV setting for seq_set bits |
| nv_pfo_th | 4 | NV setting for pfo_th bit |
| nv_tstart | $3: 2$ | NV setting for tstart bits |
| nv_lxp_lim_low | 1 | NV setting for Ixp_lim_low bit |
| nv_start | 0 | NV setting for start bit |

## NV ISET ( $0 \times 1 \mathrm{~A}$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | unused | nv_iset[6:0] |  |  |  |  | $\mathbf{0}$ |
| Reset | $0 \times 1$ |  | $0 \times 7 \mathrm{~F}$ |  |  |  |  |
| Access <br> Type | Read Only |  | Read Only |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| unused | 7 |  |
| nv_iset | $6: 0$ | NESCRIPTION |

## NV BL CONFIG1 (0x1B)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_dim_ext | nv_hdim | nv_hdim_thr[1:0] | nv_bstforce | nv_fast_ss | nv_psen | nv_fltb_mod <br> e |  |
| Reset | $0 \times 1$ | $0 \times 1$ | $0 \times 3$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ |  |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| nv_dim_ext | 7 | NV setting for dim_ext bit |
| nv_hdim | 6 | NV setting for hdim bit |
| nv_hdim_thr | $5: 4$ | NV setting for hdim_thr bits |
| nv_bstforce | 3 | NV setting for bstforce bit |
| nv_fast_ss | 2 | NV setting for fast_ss bit |
| nv_psen | 1 | NV setting for psen bit |
| nv_fltb_mode | 0 | NV setting for fltb_mode bit |

## NV BL CONFIG2 ( $0 \times 1 \mathrm{C}$ )

| BIT | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_bl_ilim | nv_fpwm[2:0] |  |  |  | nv_bl_ss_of | nv_bl_ssl | nv_sldet[1:0] |  |
| Reset | 0x1 | 0x7 |  |  |  | 0x1 | 0x1 | $0 \times 3$ |  |
| Access Type | Read Only | Read Only |  |  |  | Read Only | Read Only | Read Only |  |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |  |
| nv_bl_ilim |  | 7 |  | NV setting for bl_ilim bit |  |  |  |  |  |
| nv_fpwm |  | 6:4 |  | NV setting for fpwm bits |  |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| nv_bl_ss_off | 3 | NV setting for bl_ss_off bit |
| nv_bl_ssl | 2 | NV setting for bl_ssl bit |
| nv_sldet | $1: 0$ | NV setting for shorted-LED threshold |

## NV BL DIS (0x1D)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_cp_dis | unused | nv_dis_bl | nv_dis6 | nv_dis5 | nv_dis4 | nv_dis3 | nv_dis2 |
| Reset | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ | $0 \times 1$ |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| nv_cp_dis | 7 | NV setting for cp_dis bit |
| unused | 6 |  |
| nv_dis_bl | 5 | NV setting for dis_bl bit |
| nv_dis6 | 4 | NV setting for dis6 bit |
| nv_dis5 | 3 | NV setting for dis5 bit |
| nv_dis4 | 2 | NV setting for dis4 bit |
| nv_dis3 | 1 | NV setting for dis3 bit |
| nv_dis2 | 0 | NV setting for dis2 bit |

## NV BL FADING (0x1E)



## NV CUSTOMER USE1 (0x1F)

Register which can be used to store user data.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_customer_use1[7:0] |  |  |  |  |  |  |  |
| Reset | 0xff |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |
| nv_customer_use1 |  | 7:0 |  |  |  |  |  |  |

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## NV CUSTOMER USE2 (0x20)

Register which can be used to store user data.


## NV CUSTOMER USE3 (0x21)

Register which can be used to store user data

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | nv_customer_use3[7:0] |  |  |  |  |  |  |  |
| Reset | 0xff |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |
| nv_customer_use3 |  | 7:0 |  |  |  |  |  |  |

## NV CUSTOMER USE4 (0x22)

Register which can be used to store user data.


## NV AVDD SET (0x23)



Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## NV VGON (0x24)



## NV VGOFF ( $0 \times 25$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | unused[1:0] |  |  |  |  |  | $\mathbf{0}$ |
| Reset | $0 \times 3$ | nv_vgoff[5:0] |  |  |  |  |  |
| Access <br> Type | Read Only | Read Only |  |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| unused | $7: 6$ |  |
| nv_vgoff | $5: 0$ | NVSCRIPTION |

## AVDD LIM ( $0 \times 26$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - |  | $\mathbf{0}$ |  |  |  |
| Reset | - | - | avdd_lim[5:0] |  |  |  |  |
| Access <br> Type | - | - | Write, Read |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| avdd_lim | $5: 0$ | Maximum limit setting for avdd. To use this function, write to this register <br> before setting avdd. An avdd setting above avdd_lim will not be accepted. |

## LO DIM (0x27)



Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| Io_dim3 | 2 | When 1, indicates that channel 3 is in low-dim mode. |
| lo_dim2 | 1 | When 1, indicates that channel 2 is in low-dim mode. |
| lo_dim1 | 0 | When 1, indicates that channel 1 is in low-dim mode. |

## TON1H (0x28)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton1h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton1h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 1. This value is set <br> in 50ns units. |

## TON1L (0x29)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton11[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton1I | $7: 0$ | Least significant byte of 18-bit on-time setting for channel 1. This value is set <br> in 50ns units. |

## TON2H ( $0 \times 2 \mathrm{~A}$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton2h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton2h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 2. This value is set <br> in 50ns units. |

## TON2L (0x2B)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton21[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton21 | $7: 0$ | Least significant byte of 18-bit on-time setting for channel 2. This value is set <br> in 50ns units. |

## TON3H (0x2C)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton3h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton3h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 3. This value is set <br> in 50ns units. |

## TON3L (0×2D)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton31[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton3I | $7: 0$ | Least significant byte of 18-bit on-time setting for channel 3. This value is set <br> in 50ns units. |

## TON1 3LSB (0x2E)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | ton3lsb[1:0] | ton21sb[1:0] | ton11sb[1:0] |  |  |
| Reset | - | - | $0 \times 3$ | $0 \times 3$ | $0 \times 3$ |  |  |
| Access <br> Type | - | - | Write, Read | Write, Read | Write, Read |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| ton3Isb | $5: 4$ | Least significant bits of 18-bit on-time setting for channel 3. This value is set <br> in 50ns units. |
| ton2lsb | $3: 2$ | Least significant bits of 18-bit on-time setting for channel 2. This value is set <br> in 50ns units. |
| ton1lsb | $1: 0$ | Least significant bits of 18-bit on-time setting for channel 1. This value is set <br> in 50ns units. |

## TON4H (0x2F)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton4h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton4h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 4. This value is set <br> in 50ns units. |

TON4L ( $0 \times 30$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton41[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton4I | $7: 0$ | Least significant byte of 18-bit on-time setting for channel 4. This value is set <br> in 50ns units. |

## TON5H ( $0 \times 31$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton5h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton5h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 5. This value is set <br> in 50ns units. |

## TON5L ( $0 \times 32$ )



## TON6H (0x33)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ton6h[7:0] |  |  |  |  |  |  |  |
| Reset | 0xFF |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| ton6h | $7: 0$ | Most significant byte of 18-bit on-time setting for channel 6. This value is set <br> in 50ns units. |

Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

TON6L (0×34)


## TON4 6LSB (0x35)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | ton6lsb[1:0] | ton5lsb[1:0] | ton4lsb[1:0] |  |  |
| Reset | - | - | $0 \times 3$ | $0 \times 3$ | $0 \times 3$ |  |  |
| Access <br> Type | - | - | Write, Read | Write, Read | Write, Read |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| ton6Isb | $5: 4$ | Least significant bits of 18-bit on-time setting for channel 6. This value is set <br> in 50ns units. |
| ton5Isb | $3: 2$ | Least significant bits of 18-bit on-time setting for channel 5. This value is set <br> in 50ns units. |
| ton4lsb | $1: 0$ | Least significant bits of 18-bit on-time setting for channel 4. This value is set <br> in 50ns units. |

## OPEN REG (0x36)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | out6o | out50 | out4o | out3o | out2o | out10 |
| Reset | - | - | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ |
| Access <br> Type | - | - | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| out6o | 5 | When 1, this bit indicates an open-circuit condition on OUT6. |
| out5o | 4 | When 1, this bit indicates an open-circuit condition on OUT5. |
| out4o | 3 | When 1, this bit indicates an open-circuit condition on OUT4. |
| out3o | 2 | When 1, this bit indicates an open-circuit condition on OUT3. |
| out2o | 1 | When 1, this bit indicates an open-circuit condition on OUT2. |
| out1o | 0 | When 1, this bit indicates an open-circuit condition on OUT1. |

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## SHORTGND REG (0x37)

| BIT | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | out6sg |  | out5sg | out4sg | out3sg | out2sg | out1sg |
| Reset | - | - | 0x0 |  | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 |
| Access Type | - | - | Read Clears All |  | Read Clears All | Read Clears All | Read Clears All | Read Clears All | Read Clears All |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |  |
| out6sg |  | 5 |  | When 1, this bit indicates a short-to-ground condition on OUT6. |  |  |  |  |  |
| out5sg |  | 4 |  | When 1, this bit indicates a short-to-ground condition on OUT5. |  |  |  |  |  |
| out4sg |  | 3 |  | When 1, this bit indicates a short-to-ground condition on OUT4. |  |  |  |  |  |
| out3sg |  | 2 |  | When 1, this bit indicates a short-to-ground condition on OUT3. |  |  |  |  |  |
| out2sg |  | 1 |  | When 1, this bit indicates a short-to-ground condition on OUT2. |  |  |  |  |  |
| out1sg |  | 0 |  | When 1, this bit indicates a short-to-ground condition on OUT1. |  |  |  |  |  |

## SHORTED LED REG (0x38)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | out6sl | out5sl | out4sl | out3sl | out2sI | out1sl |
| Reset | - | - | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ |
| Access <br> Type | - | - | Read <br> Clears All | Read Sets <br> All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| out6sl | 5 | DESCRIPTION |
| out5sl | 4 | When 1, this bit indicates a shorted-LED condition on OUT6. |
| out4sl | 3 | When 1, this bit indicates a shorted-LED condition on OUT5. |
| out3sl | 2 | When 1, this bit indicates a shorted-LED condition on OUT4. |
| out2sl | 1 | When 1, this bit indicates a shorted-LED condition on OUT3. |
| out1sl | 0 | When 1, this bit indicates a shorted-LED condition on OUT2. |

## BL MASK (0x39)

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | battuv | battuvmas | bstuvmask | omask | sgmask | bl_otwmask | slmask |
| Reset | - |  | 0x1 | 0x0 | 0x0 | 0x0 | 0x1 | 0x0 |
| Access Type | - | Read Clears All | Write, Rea | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |
| BITFIELD |  | BITS | DESCRIPTION |  |  |  |  |  |
| battuv |  | 6 |  | This bit indicates an undervoltage on the BATT pin, which causes the backlight boost to be disabled. |  |  |  |  |
| battuvmask |  | 5 |  | Mask bit for BATT undervoltage indication. When 1, an undervoltage on BATT does not cause FLTB to assert low. |  |  |  |  |
| bstuvmask |  | 4 |  | Mask bit for boost undervoltage indication. When 1, an undervoltage on the boost output does not cause FLTB to assert low. |  |  |  |  |
| omask |  | 3 |  | Mask bit for open-LED indication. |  |  |  |  |
| sgmask |  | 2 | Mask bit for short-to-GND indication. |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| bl_otwmask | 1 | When 1, this bit prevents a backlight overtemperature warning from asserting <br> the FLTB pin low. |
| sImask | 0 | Mask bit for shorted-LED indication. |

## BL DIAG $(0 \times 3 A)$

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | rtoor | irefoor | bstuv | bstov | hw_rst | bl_otw | bl_ot |
| Reset | - | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 1$ | $0 \times 0$ | $0 \times 0$ |
| Access <br> Type | - | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All | Read <br> Clears All |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| rtoor | 6 | When set to 1, this bit indicates that the resistor on RT is out of the prescribed <br> range. |
| irefoor | 5 | When 1, this bit indicates that the IREF current is too high. This is probably <br> due to an incorrect resistor value on IREF. In this condition, the IC stops <br> operation. |
| bstuv | 4 | If 1, an undervoltage has been detected on the boost output and the boost <br> was disabled. |
| bstov | 3 | If 1, the boost converter is at its overvoltage limit. |
| hw_rst | 1 | If 1, the device has just emerged from a hardware reset (power-up). This bit is <br> reset after the first read from this register. |
| bl_otw | 0 | If 1, the temperature of the backlight section is over $+125^{\circ} \mathrm{C}$ or the <br> temperature foldback circuit has reached the temperature T1. |
| bl_ot | If 1, the temperature of the backlight section exceeded +165 ${ }^{\circ} \mathrm{C}$ and the <br> backlight block was shut down or the TEMP input reached the level that shuts <br> off the LED currents. |  |

## burn otp reg ( $0 \times 78$ )



## reboot otp reg ( $0 \times 79$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | reboot_otp[7:0] |  |  |  |  |  |  |  |
| Reset |  |  |  |  |  |  |  |  |
| Access Type | Write Only |  |  |  |  |  |  |  |

## MAX25069

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6 -Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| reboot_otp | $7: 0$ | Command to copy the contents of the nonvolatile registers $0 \times 17-0 \times 15$ to the <br> working registers $0 \times 17-0 \times 25$. Send the data 8'h5A after the address 8'h79 to <br> enable the command. |

soft restart (0x7A)


## Applications Information

## TFT Power Section

## AVDD Boost Converter

## Boost Converter Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance ( $R_{D C}$ ). Use a $2.2 \mu \mathrm{H}$ inductor when the boost converter operates at 2.1 MHz and $10 \mu \mathrm{H}$ at 420 kHz . In unipolar mode, use a $3.3 \mu \mathrm{H}$ inductor at 2.1 MHz .
The inductor's saturation rating must exceed the maximum LXP current limit.

## Boost Output-Filter Capacitor Selection

The primary criterion for selecting the output-filter capacitor is low effective series resistance (ESR). The product of the peak inductor current and the output filter capacitor's ESR determine the amplitude of the high-frequency ripple seen on the output voltage. For stability, the boost output-filter capacitor should have a value of $10 \mu \mathrm{~F}$ or greater at 2.1 MHz and $20 \mu \mathrm{~F}$ at 420 kHz .
To avoid a large drop on HVINP when NAVDD is enabled, the capacitance on the HVINP node should be larger than that on NAVDD.

## Boost Converter External Diode Selection

Select a diode with a peak current rating of at least the LXP current limit for use with the HVINP output. The diode breakdown-voltage rating should exceed the absolute value of the HVINP voltage. A Schottky diode improves the overall efficiency of the converter, but should be selected to have low leakage at the maximum operating temperature.

## Setting the AVDD Voltage

The AVDD output is set by writing a 6-bit value to the avdd[5:0] field in the AVDD_SET register (address $0 \times 13$ ). The output voltage also depends on the setting of the dis_navdd bit in the TFT_CONFIG register (address 0x07).

## NAVDD Inverting Regulator

The NAVDD converter outputs a negative voltage whose absolute value is the same as AVDD. The most negative voltage NAVDD can output is -10.5 V . NAVDD can be disabled using the dis_navdd bit in the TFT_CONFIG register.

## NAVDD Regulator Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance ( $\mathrm{R}_{\mathrm{DC}}$ ). Use a $2.2 \mu \mathrm{H}$ inductor when the converter operates at 2.1 MHz and $10 \mu \mathrm{H}$ at 420 kHz .
The inductor's saturation current rating must exceed the maximum LXN current limit.

## NAVDD External Diode Selection

Select a diode with a peak current rating of at least the LXN current limit for use with the NAVDD output. The diode breakdown-voltage rating should exceed the sum of the maximum INN voltage and the absolute value of the NAVDD voltage. A Schottky diode improves the overall efficiency of the converter.

## NAVDD Output Capacitor Selection

The primary criteria for selecting the output filter capacitor are low ESR and capacitance values, as the NAVDD capacitor provides the load current when the internal switch is on. The voltage ripple on the NAVDD output has two components:

- Ripple due to ESR, which is the product of the peak inductor current and the output filter capacitor's ESR
- Ripple due to bulk capacitance, which can be determined as follows:
$\Delta V_{\text {BULK }}=\frac{I_{\text {NAVDDG }} \times \frac{D}{f_{\text {SW }}}}{C_{\text {NAVDD }}}$
For stability, the NAVDD output capacitor should have a value of $10 \mu \mathrm{~F}$ or greater when the switching frequency is 2.1 MHz and greater than $15 \mu \mathrm{~F}$ at 420 kHz .


## Setting the VG ${ }_{\text {ON }}$ and VG OFF Output Voltages

Choose the external charge pump circuitry based on the ratios VGon/HVINP and VG OFF/HVINP. In all cases, the VGoN and $V G_{\text {OFF }}$ voltages should be maintained within their permitted operating ranges.
The VGon and VGoff voltages are set by writing 6-bit values to the VGon (0x14) and VGoff (0x15) registers. Note that the $V^{O N}$ voltage range depends on the setting of dis_navdd bit.

## LED Driver Section

## DC-DC Converter for LED Driver

Two different converter topologies are possible with the DC-DC controller in the device, which has the ground-referenced outputs necessary to use the constant-current sink drivers. If the LED string forward voltage is always higher than the input supply voltage range, use the boost-converter topology. If the LED string forward voltage falls within the supplyvoltage range, use the SEPIC topology.
Note that the boost converter topology provides the highest efficiency.

## Power-Circuit Design

First select a converter topology based on the above factors. Determine the required input supply-voltage range, the maximum voltage needed to drive the LED strings, including the worst-case 0.875 V across the constant LED current sink ( $\mathrm{V}_{\text {LED }}$ ), and the total output current needed to drive the LED strings (lLED) as follows:
$I_{\text {LED }}=I_{\text {STRING }} \times N_{\text {STRING }}$
where ISTRING is the LED current per string in amperes and NSTRING is the number of strings used. Calculate the maximum duty cycle ( $\mathrm{D}_{\mathrm{MAX}}$ ) using the following equations:

## Boost Configuration:

$D_{\text {MAX }}=\frac{\left(v_{\text {LED }}+v_{D 1}-v_{\text {IN_MIN }}\right)}{\left(v_{\text {LED }}+v_{D 1}-v_{\text {DS }}-0.42\right)}$

## SEPIC Configuration:

$D_{\mathrm{MAX}}=\frac{\left(v_{\mathrm{LED}}+v_{D 1}\right)}{\left(v_{\mathrm{IN} \text { MIN }}-v_{\mathrm{DS}}-0.42+v_{\mathrm{LED}}+v_{D 1}\right)}$
where $V_{D 1}$ is the forward drop of the rectifier diode in volts (approximately 0.6 V ), $\mathrm{V}_{\text {IN M MIN }}$ is the minimum input supply voltage in volts, $\mathrm{V}_{\mathrm{DS}}$ is the drain-to-source voltage of the external MOSFET in volts when it is on, and 0.42 V is the peak current-sense voltage. Initially, use an approximate value of 0.2 V for $\mathrm{V}_{\mathrm{DS}}$ to calculate $\mathrm{D}_{\mathrm{MAX}}$. Calculate a more accurate value of $D_{\text {MAX }}$ after the power MOSFET is selected based on the maximum inductor current.

## Boost Configuration

The average inductor current varies with the line voltage, and the maximum average current occurs at the lowest line voltage. For the boost converter, the average inductor current is equal to the input current. Select the maximum peak-topeak ripple on the inductor current $(\Delta \mathrm{I} \mathrm{L})$. The recommended peak-to-peak ripple is $60 \%$ of the average inductor current.
Use the following equations to calculate the maximum average inductor current ( $\mathrm{IL}_{\mathrm{AVG}}$ ) and peak inductor current (ILP) in amperes.
$\mathrm{IL}_{\mathrm{AVG}}=\frac{\mathrm{l}_{\mathrm{LED}}}{1-D_{\mathrm{MAX}}}$

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

Allowing the peak-to-peak inductor ripple ( $\Delta \mathrm{L} \mathrm{L}$ ) to be $\pm 30 \%$ of the average inductor current:
$\Delta \mathrm{I}_{\mathrm{L}}=\mathrm{IL}_{\mathrm{AVG}} \times 0.3 \times 2$
and
$\mathrm{IL}_{P}=\mathrm{IL}_{\mathrm{AVG}}+\frac{\Delta \mathrm{\Delta L}_{L}}{2}$
Calculate the minimum inductance value ( $\mathrm{L}_{\mathrm{MIN}}$ ) in henries with the inductor-current ripple set to the maximum value.
$L_{\text {MIN }}=\frac{\left(v_{\text {IN_MIN }}-v_{\text {DS }}-0.41\right) \times D_{\text {MAX }}}{f_{S W} \times \Delta I_{L}}$
where 0.41 V is the peak current-sense voltage (with bl_ilim set to 0 , if bl_ilim is set to 1 use 0.3 V in this equation). Choose an inductor that has a minimum inductance greater than the calculated $\mathrm{L}_{\text {MIN }}$ and current rating greater than ILP. The recommended saturation current limit of the selected inductor is $10 \%$ higher than the inductor peak current for boost configuration.

## SEPIC Configuration

Power-circuit design for the SEPIC configuration is very similar to a conventional design, with the output voltage referenced to the input supply voltage. For SEPIC, the output is referenced to ground and the inductor is split into two parts (see the SEPIC Application Circuit). One of the inductors (L2) has the LED current as the average current, and the other inductor (L1) has the input current as its average current. Use the following equations to calculate the average inductor currents ( $\mathrm{IL1}_{\mathrm{AVG}}, \mathrm{IL} 2_{\mathrm{AVG}}$ ) and peak inductor currents (IL1P, IL2P) in amperes:
$\mathrm{IL1}_{\mathrm{AVG}}=\frac{{ }_{\mathrm{LED}} \times D_{\mathrm{MAX}} \times 1.1}{1-D_{\mathrm{MAX}}}$
The factor 1.1 provides a $10 \%$ margin to account for the converter losses:

$$
\mathrm{IL} 2_{\mathrm{AVG}}=/_{\mathrm{LED}}
$$

Assuming the peak-to-peak inductor ripple ( $\Delta \mathrm{I}_{\mathrm{L}}$ ) is $\pm 30 \%$ of the average inductor current:
$\Delta \mathrm{I}_{\mathrm{L} 1}=\mathrm{IL1}_{\mathrm{AVG}} \times 0.3 \times 2$
and
$\mathrm{LL} 1_{P}=\mathrm{IL}_{\mathrm{AVG}}+\frac{\mathrm{II}_{\mathrm{L} 1}}{2}$
$\Delta \mathrm{I}_{\mathrm{L} 2}=\mathrm{IL} 2_{\mathrm{AVG}} \times 0.3 \times 2$
and
$\mathrm{IL} 2_{P}=\mathrm{IL} 2_{\mathrm{AVG}}+\frac{\Delta \mathrm{L}_{\mathrm{L} 2}}{2}$
Calculate the minimum inductance values $\mathrm{L} 1_{\mathrm{MIN}}$ and $\mathrm{L} 2_{\mathrm{MIN}}$ in henries with the inductor current ripples set to the maximum value as follows:
$L 1_{\text {MIN }}=\frac{\left(v_{\text {IN_MIN }}-v_{\text {DS }}-0.42\right) \times D_{\text {MAX }}}{f_{S W} \times \Delta I_{L 1}}$
$L 2_{\text {MIN }}=\frac{\left(v_{\text {IN_MIN }}-v_{\text {DS }}-0.42\right) \times D_{\mathrm{MAX}}}{f_{\text {SW }} \times \text { II }_{\mathrm{L} 2}}$
where 0.42 V is the peak current-sense voltage. Choose inductors that have a minimum inductance greater than the calculated $\mathrm{L} 1_{\mathrm{MIN}}$ and $\mathrm{L} 2_{\mathrm{MIN}}$, and current ratings greater than $\mathrm{IL} 1_{\mathrm{P}}$ and $\mathrm{IL} 2_{\mathrm{p}}$, respectively. The recommended saturation current limit of the selected inductor is $10 \%$ higher than the inductor peak current.
For simplifying further calculations, consider L1 and L2 as a single inductor with L1/L2 connected in parallel. The combined inductance value and current is calculated as follows:
$L_{\mathrm{MIN}}=\frac{L 1_{\mathrm{MIN}} \times L 2_{\mathrm{MIN}}}{L 1_{\mathrm{MIN}}+L 2_{\mathrm{MIN}}}$
and
$\mathrm{IL}_{\mathrm{AVG}}=\mathrm{IL} 1_{\mathrm{AVG}}+\mathrm{IL} 2_{\mathrm{AVG}}$
where ILAVG represents the total average current through both the inductors, connected together for SEPIC configuration. Use these values in the calculations for the SEPIC configuration in the following sections.
Select coupling capacitor CS so that the peak-to-peak ripple on it is less than $2 \%$ of the minimum input supply voltage. This ensures that the second-order effects created by the series resonant circuit comprising L1, CS, and L2 do not affect the normal operation of the converter. Use the following equation to calculate the minimum value of CS :
$\mathrm{CS} \geq \frac{l_{\text {LED }} \times D_{\text {MAX }}}{V_{\text {IN_MIN }} \times 0.02 \times f_{\mathrm{SW}}}$
where CS is the minimum value of the coupling capacitor in farads, ILED is the LED current in amperes, and the factor 0.02 accounts for $2 \%$ ripple.

## Current-Sense Resistor and Slope Compensation

The MAX25069 backlight boost generates a current ramp for slope compensation. This ramp current is synchronized to the switching frequency, starting from zero at the beginning of every clock cycle and rising linearly to reach $50 \mu \mathrm{~A}$ at the end of the clock cycle. The slope-compensating resistor ( $\mathrm{RSC}_{\mathrm{SC}}$ ) is connected between the CSP input and the source of the external MOSFET. This adds a programmable ramp voltage to the CSP input voltage to provide slope compensation.
Use the following equations to calculate the value of slope-compensation resistance ( $\mathrm{R}_{S C}$ ):

## Boost Configuration:

$R_{\mathrm{SC}}=\frac{\left(V_{\mathrm{LED}}-2 \times V_{\mathrm{IN}, \mathrm{MIN}}\right) \times R_{\mathrm{CS}} \times 3}{L_{\mathrm{MIN}} \times 50 \mu \mathrm{~A} \times f_{\mathrm{SW}} \times 4}$

## SEPIC and Coupled-Inductor Configurations:

$R_{\mathrm{SC}}=\frac{\left(V_{\mathrm{LED}}-V_{\mathrm{IN}} \mathrm{MIN}\right) \times R_{\mathrm{CS}} \times 3}{L_{\mathrm{MIN}} \times 50 \mu \mathrm{~A} \times f_{\mathrm{SW}} \times 4}$
where $V_{\text {LED }}$ and $V_{I N}$ MIN are in volts, $R_{S C}$ and $R_{C S}$ are in ohms, $L_{M I N}$ is in henries, and $f S W$ is in hertz. The value of the switch current-sense resistor ( $\mathrm{R}_{\mathrm{CS}}$ ) can be calculated as follows:
Boost Configuration:
$R_{\mathrm{CS}}=\frac{4 \times L_{\mathrm{MIN}} \times f_{\mathrm{SW}} \times V_{\mathrm{CS}} \mathrm{MAX}^{\times 0.9}}{L_{\mathrm{LP}} \times 4 \times L_{\mathrm{MIN}} \times f_{\mathrm{SW}}+D_{\mathrm{MAX}} \times\left(V_{\mathrm{LED}}-2 \times V_{\mathrm{IN}} \mathrm{MIN}\right) \times 3}$
SEPIC and Coupled-Inductor Configurations:
$R_{\mathrm{CS}}=\frac{4 \times L_{\mathrm{MIN}} \times f_{\text {SW }} \times V_{\mathrm{CS}_{2}} \mathrm{MAX}^{\times 0.9}}{L_{\mathrm{LP}} \times 4 \times L_{\mathrm{MIN}} \times f_{\text {SW }}+D_{\text {MAX }} \times\left(v_{\text {LED }}-v_{\text {IN_MIN }}\right) \times 3}$
where $V_{C S} M A X$ is the minimum value of the peak current-sense threshold or 0.38 with bl_ilim $=0$ and 0.275 when bl_ilim is set to 1 . The current-sense threshold also includes the slope-compensation component. The minimum current-sense threshold is multiplied by 0.9 to take tolerances into account.

## Output Capacitor Selection

For all converter topologies, the output capacitor supplies the load current when the main switch is on. The function of the output capacitor is to reduce the converter output ripple to acceptable levels. The entire output-voltage ripple appears across the constant-current sink outputs because the LED string voltages are stable due to the constant current. For the MAX25069, limit the peak-to-peak output-voltage ripple to 250 mV to get stable output current.
The ESR, ESL, and bulk capacitance of the output capacitor contribute to the output ripple. In most applications, using low-ESR ceramic capacitors can dramatically reduce the output ESR and ESL effects, connecting multiple ceramic
capacitors in parallel to achieve the required bulk capacitance. To minimize audible noise during PWM dimming however, it may be desirable to limit the use of ceramic capacitors on the boost output. In such cases, an additional electrolytic or tantalum capacitor can provide the majority of the bulk capacitance.

## External Switching-MOSFET Selection

The external switching MOSFET should have a voltage rating sufficient to withstand the maximum boost output voltage, together with the rectifier diode drop and any possible overshoot due to ringing caused by parasitic inductance and capacitance. The recommended MOSFET $V_{D S}$ voltage rating is $30 \%$ higher than the sum of the maximum output voltage and the rectifier diode drop.
The continuous drain-current rating of the MOSFET (ID), when the case temperature is at the maximum operating ambient temperature, should be greater than that calculated as follows:
$\mathrm{ID}_{\mathrm{RMS}}=\left(\sqrt{\mathrm{IL}_{\mathrm{AVG}}{ }^{2} \times \mathrm{D}_{\mathrm{MAX}}}\right) \times 1.3$
The MOSFET dissipates power due to both switching losses and conduction losses. Use the following equation to calculate the conduction losses in the MOSFET:
$P_{\mathrm{COND}}=\mathrm{IL}^{2}{ }_{\mathrm{AVG}} \times D_{\mathrm{MAX}} \times R_{\mathrm{DS}(\mathrm{ON})}$
where $R_{D S(O N)}$ is the on-state drain-to-source resistance of the MOSFET. Use the following equation to calculate the switching losses in the MOSFET:
$P_{\mathrm{SW}}=\frac{\mathrm{IL}_{\mathrm{AVG}} \times V_{\mathrm{LED}}{ }^{2} \times C_{\mathrm{GD}} \times f_{\mathrm{SW}}}{2} \times\left(\frac{1}{l_{\mathrm{GON}}}+\frac{1}{l_{\mathrm{GOFF}}}\right)$
where $I_{G O N}$ and $I_{G O F F}$ are the gate currents of the MOSFET in amperes when it is turned on and turned off, respectively. $\mathrm{C}_{\mathrm{GD}}$ is the gate-to-drain MOSFET capacitance in farads.

## Rectifier Diode Selection

Using a Schottky rectifier diode produces less forward drop and puts the least burden on the MOSFET during reverse recovery. A diode with considerable reverse-recovery time increases the MOSFET switching loss. Select a Schottky diode with a voltage rating $20 \%$ higher than the maximum boost-converter output voltage and current rating greater than the following:
$I_{D}=\mathrm{IL}_{\mathrm{AVG}} \times\left(1-D_{\mathrm{MAX}}\right) \times 1.2$

## Feedback Compensation

During normal operation, the feedback control loop regulates the minimum OUT_ voltage to fall within the window comparator limits of 0.58 V and 0.85 V when LED string currents are enabled during $\overline{\mathrm{P} W M}$ dimming. When LED currents are off during PWM dimming, the control loop turns off the converter. When the PWM dimming pulses are narrower than $50 \mu \mathrm{~s}$, the converter operates continuously.
The worst-case condition for the feedback loop is when the LED driver is in normal mode regulating the minimum OUT_ voltage. The switching converter small-signal transfer function has a right-half plane (RHP) zero for boost configuration if the inductor current is in continuous-conduction mode. The RHP zero adds a $20 \mathrm{~dB} /$ decade gain and a $90^{\circ}$ phase lag, which is difficult to compensate.
The worst-case RHP zero frequency ( $\mathrm{f}_{\mathrm{ZRHP}}$ ) is calculated as follows:

## Boost Configuration:

$f_{\text {ZRHP }}=\frac{v_{\text {LED }} \times\left(1-D_{\mathrm{MAX}}\right)^{2}}{2 \pi \times L \times{ }_{\mathrm{LED}}}$

## SEPIC Configuration:

$f_{\mathrm{ZRHP}}=\frac{v_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)^{2}}{2 \pi \times L \times l_{\mathrm{LED}} \times D_{\mathrm{MAX}}}$
where $f_{Z R H P}$ is in hertz, $V_{\text {LED }}$ is in volts, $L$ is the inductance value of $L 1$ in henries, and $I_{L E D}$ is in amperes. A simple way to avoid this zero is to roll off the loop gain to 0 dB at a frequency less than $1 / 5$ of the RHP zero frequency with a -20 dB / decade slope.
The switching converter small-signal transfer function also has an output pole. The effective output impedance, together with the output filter capacitance, determines the output pole frequency ( $\mathrm{f}_{\mathrm{P} 1}$ ), calculated as follows:

## Boost Configuration:

$f_{P 1}=\frac{l_{\text {LED }}}{2 \pi \times V_{\text {LED }} \times C_{\mathrm{OUT}}}$

## SEPIC Configuration:

$f_{P 1}=\frac{{ }_{\text {LED }} \times D_{\text {MAX }}}{2 \pi \times V_{\text {LED }} \times C_{\text {OUT }}}$
where $\mathrm{f}_{\mathrm{P} 1}$ is in hertz, $\mathrm{V}_{\mathrm{LED}}$ is in volts, $\mathrm{l}_{\mathrm{LED}}$ is in amperes, and $\mathrm{C}_{\mathrm{OUT}}$ is in farads. Compensation components ( $\mathrm{R}_{\mathrm{COMP}}$ and $\mathrm{C}_{\text {COMP }}$ ) perform two functions: $\mathrm{C}_{\text {COMP }}$ introduces a low-frequency pole that presents a $-20 \mathrm{~dB} /$ decade slope to the loop gain, and $R_{\text {COMP }}$ flattens the gain of the error amplifier for frequencies above the zero formed by $R_{\text {COMP }}$ and $\mathrm{C}_{\text {COMP }}$. For compensation, this zero is placed at the output pole frequency ( $\mathrm{f}_{\mathrm{P} 1}$ ), so it provides a -20dB/decade slope for frequencies above $\mathrm{f}_{\mathrm{P} 1}$ to the combined modulator and compensator response.
The value of $R_{\text {COMP }}$ needed to fix the total loop gain at $f_{P 1}$, so the total loop gain crosses 0 dB with $-20 \mathrm{~dB} / \mathrm{decade}$ slope at $1 / 5$ the RHP zero frequency, is calculated as follows:

## Boost Configuration:

$R_{\mathrm{COMP}}=\frac{f_{\mathrm{ZRHP}} \times R_{\mathrm{CS}} \times /_{\mathrm{LED}}}{5 \times f_{P 1} \times \mathrm{GM}_{\mathrm{COMP}} \times V_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)}$

## SEPIC Configuration:

$R_{\mathrm{COMP}}=\frac{f_{\mathrm{ZRHP}} \times R_{\mathrm{CS}} \times /_{\mathrm{LED}} \times D_{\mathrm{MAX}}}{5 \times f_{P 1} \times \mathrm{GM}_{\mathrm{COMP}} \times V_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)}$
where $R_{\text {COMP }}$ is the compensation resistor in ohms, $f_{Z R H P}$ and $f_{P 2}$ are in hertz, $R_{C S}$ is the switch current-sense resistor in ohms, and GMCOMP is the transconductance of the error amplifier ( $700 \mu \mathrm{~S}$ ).
The value of $\mathrm{C}_{\text {COMP }}$ is calculated as follows:
$C_{\text {COMP }}=\frac{1}{2 \pi \times R_{\text {COMP }} \times f_{Z 1}}$
where $\mathrm{f}_{\mathrm{Z} 1}$ is the compensation zero placed at $1 / 5$ of the crossover frequency that is, in turn, set at $1 / 5$ of the $\mathrm{f}_{\mathrm{ZRHP}}$. If the output capacitors do not have low ESR, the ESR zero frequency may fall within the 0dB crossover frequency. An additional pole may be required to cancel out this pole placed at the same frequency. This can be implemented by connecting a capacitor from COMP directly to GND.

## Using NV Memory

Follow the sequence below to perform nonvolatile programming of the device when the autorefresh function is not used:

1. Apply a voltage between 3.3 V and 5 V to the IN and INN pins with the device in full $\mathrm{I}^{2} \mathrm{C}$ mode.
2. Write the desired values to be stored in OTP to the registers from $0 \times 07$ to $0 \times 15$.
3. Apply 8.5 V to $\mathrm{V}_{\mathrm{PROG}}$.
4. Optionally wait to ensure the 8.5 V at $\mathrm{V}_{\mathrm{PROG}}$ is stable.
5. Send burn_otp_reg (write $0 \times A 5$ to register address $0 \times 78$ ) command. If parity is enabled, ensure the overall parity is even by altering the final byte if necessary.
6. Wait 20 ms .
7. If the nv_flt bit is 0 , the write was successful; go to the next step. If nv_flt $=1$, perform retry (steps 5 and 6 ).
8. Send reb̄oot_otp (write $0 \times 5 \mathrm{~A}$ to register address $0 \times 79$ ) command or power-cycle the part.

Special care is required when performing nonvolatile programming with the autorefresh feature enabled. In such cases,

## MAX25069

## Automotive, $\mathrm{I}^{2} \mathrm{C}$-Controlled, 6-Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

follow the sequence below when at least one calibration has already been performed:

1. Apply a voltage between 3.3 V and 5 V to the IN and INN pins with the device in full ${ }^{2} \mathrm{C}$ mode.
2. Set REG_CTRL[6] = 1. This dis_refresh bit inhibits refresh during programming operations.
3. Write the desired data to volatile registers.
4. Apply 8.5 V to $\mathrm{V}_{\mathrm{PROG}}$.
5. Send the burn_otp_reg (write 0xA5 to 0x78) command.
6. Wait 20 ms .
7. If the nv_flt bit is 0 , the write was successful; go to the next step. If nv_flt = 1 , perform retry (steps 5 and 6 ).
8. Send reboot_otp (write $0 x 5 A$ to register address $0 \times 79$ ) command or power-cycle the part.
9. Check/set REG_CTRL[6] = 0 .

The nonvolatile memory can be written to a total of six times.

## Typical Application Circuit

Typical Application Circuit


## Typical Application Circuit (continued)

## SEPIC Application Circuit



## MAX25069

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, 6 -Channel, 150 mA Backlight Driver and 4-Output TFT-LCD Bias

## Ordering Information

| PART | TEMP RANGE | PACKAGE CODE | PIN-PACKAGE | 7-BIT I2${ }^{2} \mathrm{C}$ ADDRESS |
| :--- | :---: | :---: | :---: | :---: |
| MAX25069ATM $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | T4877+9C | 48 TQFN-EP* | $0 \times 4 \mathrm{E} / 0 \times 4 \mathrm{~F}$ |
| MAX25069ATM $/ \mathrm{VY}+^{* *}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{T} 4877 \mathrm{Y}+9 \mathrm{C}$ | 48 TQFN-EP* | $0 \times 4 \mathrm{E} / 0 \times 4 \mathrm{~F}$ |

$N$ Denotes an automotive-qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
$T=$ Tape and reel.
*EP = Exposed pad.
Y = Side-wettable (SW) package
**Future product—contact factory for availability.

Automotive, ${ }^{2}{ }^{2}$ C-Controlled, $6-C h a n n e l, 150 \mathrm{~mA}$ Backlight Driver and 4-Output TFT-LCD Bias

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $11 / 22$ | Initial release | - |

