# **MPQ3431C**



21A, High-Efficiency, Fully Integrated, Synchronous Boost Converter with Configurable Peak Switching Current Limit, AEC-Q100 Qualified

## DESCRIPTION

The MPQ3431C is a 450kHz, fixed-frequency, highly integrated boost converter with a wide input voltage ( $V_{\text{IN}}$ ) range. The MPQ3431C starts from a  $V_{\text{IN}}$  as low as 2.7V, and supports up to 20W of load power from a single-cell battery with integrated, low on resistance ( $R_{\text{DS(ON)}}$ ) power MOSFETs.

The MPQ3431C adopts constant-off-time (COT) control topology, which provides fast transient response. The MODE pin allows the user to select pulse-skip mode (PSM), forced continuous conduction (FCCM), or mode ultrasonic mode (USM) under light-load conditions. The configurable current limit provides accurate overload protection. The lowside MOSFET (LS-FET) limits the cycle-bycycle inductor peak current, and the high-side MOSFET (HS-FET) eliminates the requirement for an external Schottky diode.

Full protection features include configurable input under-voltage lockout (UVLO) and over-temperature protection (OTP).

The MPQ3431C is available in a QFN-13 (3mmx4mm) package.

## **FEATURES**


- Guaranteed Industrial/Automotive Temp
- 2.7V to 13V Start-Up Voltage
- 0.8V to 13V Operating Voltage
- Up to 16V Output Voltage (V<sub>OUT</sub>)
- Supports 20W Average Power Load and 40W Peak Power Load from 3.3V
- Configurable Peak Switching Current Limit
- Integrated 6mΩ and 9.5mΩ Power MOSFETs
- 95% Efficiency for 3.6V V<sub>IN</sub> to 9V/3A
- Selectable PSM, >23kHz USM, and FCCM under Light-Load Conditions
- 450kHz Fixed Switching Frequency (f<sub>SW</sub>)
- Adaptive COT for Fast Transient Response
- External Soft Start and Compensation Pins
- Configurable UVLO and Hysteresis
- 175°C Over-Temperature Protection (OTP)
- Available in a QFN-13 (3mmx4mm) Package
- Available in AEC-Q100 Grade 1


## **APPLICATIONS**

- Automotive Boost
- Super Capacitors
- Backup Batteries

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION







## **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating	
MPQ3431CGLE-AEC1	QFN-13 (3mmx4mm)	See Below	1	


<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPQ3431CGLE-AEC1-Z).

# **TOP MARKING**

MPYW 3431 CLLL E

MP: MPS prefix Y: Year code W: Week code 3431C: Part number LLL: Lot number E: Wettable flank

# **PACKAGE REFERENCE**



MPQ3431C Rev. 1.0 MonolithicPower.com **2**3/11/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.



# **PIN FUNCTIONS**

Pin#	Name	Description
1	SW	<b>Converter switch.</b> The SW pin is connected to the internal low-side MOSFET (LS-FET) drain and the internal, synchronous, high-side MOSFET (HS-FET) source. Connect the power inductor to SW.
2	VDD	Internal bias supply. Decouple the VDD pin using a 4.7 $\mu$ F ceramic capacitor, placed as close to VDD as possible. When V <sub>IN</sub> exceeds 3.4V, VDD is powered by V <sub>IN</sub> . Otherwise, VDD is powered by V <sub>IN</sub> or V <sub>OUT</sub> , whichever voltage is higher. If the bias voltage connected to VDD exceeds 3.4V, the regulator from VIN and VOUT is disabled. If EN is high, then the VDD regulator starts working when V <sub>IN</sub> exceeds about 0.9V. Supply VIN with a power source above 2.7V during start-up through VIN to provide sufficient VDD power voltage.
3	SS	<b>Soft-start (SS) configuration.</b> Place a capacitor from SS to AGND to set the VOUT rising slew rate.
4	COMP	<b>Internal error amplifier (EA) output.</b> Connect a capacitor and resistor in series from COMP to AGND for loop compensation.
5	FB	Feedback input. Connect a resistor divider from VOUT to FB.
6	AGND	Analog ground.
7	PGND	Power ground.
8	VOUT	<b>Output.</b> The VOUT pin is connected to the HS-FET drain. If $V_{\text{OUT}}$ is above $V_{\text{IN}}$ and $V_{\text{IN}}$ is below 3.4V, then VOUT powers VDD.
9	ILIM	<b>Peak switching current limit setting.</b> Place a resistor from ILIM to AGND to set the peak switching current limit.
10	MODE	<b>MODE selection.</b> If the MODE pin is floating, then the MPQ3431C works in ultrasonic mode (USM). If MODE is high, then the MPQ3431C works in forced continuous conduction mode (FCCM). If MODE is low, then the MPQ3431C works in pulse-skip mode (PSM).
11	EN	<b>Chip enable control.</b> When not in use, connect the EN pin to VIN for automatic start-up. EN can configure the $V_{\text{IN}}$ UVLO. Do not leave EN floating.
12	VIN	<b>Input supply.</b> VIN must be bypassed locally. Supply VIN with a power source above 2.7V during start-up through VIN to provide sufficient VDD power voltage.
13	BST	<b>Bootstrap.</b> Place a capacitor between BST and SW to power the synchronous HS-FET.



# ABSOLUTE MAXIMUM RATINGS (1) SW .....-0.3V (-3.5V for <10ns) .....to +18V (22V for <10ns) VIN, EN, MODE, VOUT .....-0.3V to +18V BST ..... -0.3V to $V_{SW}$ + 4.5V All other pins.....-0.3V to +4.5V Continuous power dissipation ( $T_A = 25^{\circ}C$ ) (2) ......4W <sup>(5)</sup> Lead temperature .......260°C Storage temperature.....-65°C to +150°C ESD Ratings Human body model (HBM).....±2kV Charged device model (CDM).....±750V Recommended Operating Conditions (3) Start-up input voltage (V<sub>ST</sub>)............ 2.7V to 13V Operating input voltage (V<sub>IN</sub>)...... 0.8V to 13V Start-up input voltage with VDD bias (V<sub>ST2</sub>)....... ...... 0.9V to 13V Maximum external VDD bias voltage ..... 3.6V (4) Boost output voltage (V<sub>OUT</sub>)......V<sub>IN</sub> to 16V Operating junction temp (T<sub>J</sub>) .... -40°C to +125°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{ heta}_{JC}$	
QFN-13 (3mmx4mm)			
EVQ3431C-L-00A (5)	31	4	.°C/W
JESD51-7 <sup>(6)</sup>	48	11	.°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) When the external VDD bias voltage drops below the normal VDD regulated voltage, the external power prevents the current from flowing out of VDD.
- 5) Measured on the EVQ3431C-L-00A, a 4-layer PCB (63mmx63mm).
- 6) Measured on the JESD51-7, a 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = V_{EN} = 3.3V$ ,  $T_J = -40^{\circ}C$  to +125°C  $^{(7)}$ , typical values are tested at  $T_J = 25^{\circ}C$ , unless otherwise noted.

noted.		,		T		
Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply						
Start-up input voltage	V <sub>ST</sub>	No VDD bias	2.7		13	V
Start-up input voltage		$V_{DD} = 3V$	0.9		13	V
Operating input voltage	VIN		0.8		13	V
Operating VDD voltage (8)	$V_{DD}$	$V_{IN} = 2.7V$ , 0mA to 10mA	2.3	2.55		V
, ,	<b>V</b> DD	$V_{IN} = 12V$ , 0mA to 15mA		3.4		V
V <sub>DD</sub> under-voltage lockout	V <sub>DD_UVLO-R</sub>	V <sub>DD</sub> rising	2.2	2.4	2.6	V
(UVLO) rising threshold (8)		<u> </u>				-
V <sub>DD</sub> UVLO falling threshold	V <sub>DD_UVLO-F</sub>	V <sub>DD</sub> falling	2	2.2	2.4	V
Shutdown current	I <sub>SD</sub>	V <sub>EN</sub> = 0V, measured on VIN			2	μA
		$V_{FB} = 1.1V, V_{IN} = 3V,$				
		$V_{OUT} = 9V$ , no switching,			25	μA
Quiescent current	ΙQ	measured on VIN				
	14	$V_{FB} = 1.1V, V_{IN} = 3V,$		4=0		
		Vout = 9V, no switching,		450	550	μA
		measured on VOUT				
Enable (EN) Control		I., ,		4.00	1	
EN turn-on threshold voltage	V <sub>EN-ON</sub>	V <sub>EN</sub> rising (switching)		1.23		V
EN high threshold voltage	V <sub>EN-H</sub>	V <sub>EN</sub> rising (micro-power)			1	V
EN low threshold voltage	V <sub>EN-L</sub>	V <sub>EN</sub> falling (micro-power)	0.4			V
EN turn-on hysteresis current	I <sub>EN-HYS</sub>	1.0V < EN < V <sub>EN-ON</sub>	3.5	5	6.5	μA
EN input current	I <sub>EN</sub>	V <sub>EN</sub> = 0V, 1.5V		0		μA
EN turn-on delay		EN on to switching		65		μs
Frequency		T		4=0		
Switching frequency	fsw		380	450	520	kHz
Low-side MOSFET (LS-FET)	t <sub>MIN-ON</sub>			80		ns
minimum on time (9)	_					
LS-FET maximum on time	tmax-on			7.1		μs
Loop Control	Τ	I - 0 - 0 0			1 4 04	
Feedback (FB) reference	$V_{REF}$	T <sub>J</sub> = 25°C	0.99	1	1.01	V
voltage		$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	0.985	1	1.015	V
FB input current	I <sub>FB</sub>	V <sub>FB</sub> = 1.1V			50	nA
Error amplifier (EA) voltage gain	A <sub>V-EA</sub>			300		V/V
` '						A /\ /
EA transconductance	GEA	11/ 0.01/1/ 41/		410		μΑ/V
EA maximum output current		$V_{FB} = 0.8V$ , $V_{COMP} = 1V$		60		μA
•		$V_{FB} = 1.2V$ , $V_{COMP} = 1V$		-60		μΑ
COMP to current gain	Gcs			20	-	A/V
COMP pulse-skip mode (PSM) threshold (9)	$V_{PSM}$	V <sub>MODE</sub> = 0V		0.5	1	V
					1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
COMP high clamp	I.	V <sub>FB</sub> = 0.8V		2.6		V
Soft-start (SS) charge current	Iss	L	6	7.5	9	μA
MODE Selection		T				
PSM MODE tri-state region					0.7	V
Ultrasonic mode (USM) MODE			0.9		1.2	V
tri-state region (11)	V <sub>MODE-TRI</sub>		J.0			
Forced continuous conduction					l ,,	.,
mode (FCCM) MODE tri-state			1.6		V <sub>DD</sub>	V
region						



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = V_{EN} = 3.3V$ ,  $T_J = -40^{\circ}C$  to +125°C  $^{(7)}$ , typical values are tested at  $T_J = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
USM frequency	fusm		23	33		kHz
High-side MOSFET (HS-FET) zero-current detection (ZCD) (PSM)		$V_{FB} = 1V, L = 1.5\mu H, V_{OUT} = 9V$		50		mA
HS-FET ZCD (USM, FCCM) (9) (12)		V <sub>FB</sub> = 1.1V			-2	Α
Power MOSFET						
LS-FET on resistance	R <sub>DS(ON)-L</sub>			6		mΩ
HS-FET synchronous on resistance	R <sub>DS(ON)-H</sub>			9.5		mΩ
LS-FET leakage current		$V_{SW} = 16V, T_J = 25^{\circ}C$			0.15	μA
HS-FET leakage current		$V_{OUT} = 16V, V_{SW} = 0V,$ $T_{J} = 25^{\circ}C$			0.15	μΑ
Bootstrap (BST) Power						
BST voltage				3.3		V
Current Limit						
Switching current limit	I <sub>PK-LIMT</sub>	$R_{LIM} = 36k\Omega$	7	9	11	Α
Protection						
Output over-voltage protection (OVP) threshold				16.5		V
Output OVP hysteresis				0.2		V
Thermal Protection						
Thermal shutdown (9)	T <sub>SD</sub>			175		°C
Thermal shutdown hysteresis (9)	$T_{SD-HYS}$			25		°C


### Notes:


- Guaranteed by over-temperature correlation. Not tested in production.
- VDD regulation voltage from 2.7V. V<sub>IN</sub> is above the V<sub>DD</sub> UVLO rising threshold in each unit, which guarantees that the IC starts up with 2.7V V<sub>IN</sub>.
- Guaranteed by sample characterization. Not tested in production.
- 10) Guaranteed by design. Not tested in production.
- 11) For USM, add an external voltage within this range or float MODE.
- 12) The HS-FET ZCD is below -2A in USM and FCCM.





## TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = V_{EN} = 3.6V$ ,  $V_{OUT} = 9V$ ,  $R_{LIM} = 36k\Omega$ ,  $L = 2.8\mu$ H,  $T_{J} = -40^{\circ}$ C to +125°C, unless otherwise noted.




















## TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = V_{EN} = 3.6V$ ,  $V_{OUT} = 9V$ ,  $R_{LIM} = 36k\Omega$ ,  $L = 2.8\mu H$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





















 $V_{IN} = V_{EN} = 3.6V$ ,  $V_{OUT} = 9V$ ,  $R_{LIM} = 36k\Omega$ ,  $L = 2.8\mu H$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

















3/11/2022




 $V_{IN} = V_{EN} = 3.6V$ ,  $V_{OUT} = 9V$ ,  $R_{LIM} = 36k\Omega$ ,  $L = 2.8\mu H$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.


































# **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



### **OPERATION**

The MPQ3431C is a 450kHz, fixed-frequency, high-efficiency boost converter with a wide input voltage ( $V_{IN}$ ) range. Its fully integrated, low on resistance ( $R_{DS(ON)}$ ) MOSFETs provide small size and high efficiency for high-power step-up applications. Constant-off-time (COT) control provides fast transient response, while the MODE pin provides flexible light-load performance design.

### **Boost Operation**

The MPQ3431C uses COT control to regulate the output voltage ( $V_{\text{OUT}}$ ). At the beginning of each cycle, the low-side N-channel MOSFET (LS-FET) (Q1) turns on and forces the inductor current ( $I_L$ ) to rise.

The device senses the current through the LS-FET. If the current signal exceeds the output of the transconductance error amplifier (COMP) voltage ( $V_{COMP}$ ), then the pulse-width modulation (PWM) comparator flips and turns the LS-FET off. I<sub>L</sub> then flows to the output capacitor through the high-side MOSFET (HS-FET) and decreases.  $V_{COMP}$  is an amplifier output that compares the feedback voltage ( $V_{FB}$ ) to the internal reference voltage ( $V_{REF}$ ).

After a fixed off time, the LS-FET turns on again and the cycle repeats. During each cycle, the LS-FET off time is determined by  $V_{\text{IN}}$  /  $V_{\text{OUT}}$  ratio, and the on time is controlled by  $V_{\text{COMP}}$ . The peak inductor current is controlled by COMP, and COMP is controlled by  $V_{\text{OUT}}$ . Therefore,  $V_{\text{OUT}}$  regulates  $I_{\text{L}}$ .

### **Operation Mode**

Under heavy-load conditions, the MPQ3431C works with a 450kHz, quasi-constant frequency with PWM control. When the load current decreases, the MPQ3431C works in forced continuous conduction mode (FCCM), pulse-skip mode (PSM), or ultrasonic mode (USM) based on the MODE setting. Select the mode before enabling the device.

# Forced Continuous Conduction Mode (FCCM)

If MODE is high (>1.6V), then the MPQ3431C works in fixed-frequency pulse-width modulation (PWM) mode for all load conditions. In PWM mode, the off time is determined by the

internal circuit to achieve the 470kHz frequency based on the  $V_{\text{IN}}$  /  $V_{\text{OUT}}$  ratio. When the load decreases, the average input current ( $I_{\text{IN}}$ ) drops, and  $I_{\text{L}}$  from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$  may become negative during the LS-FET off time (while the HS-FET is on). This forces  $I_{\text{L}}$  to work in FCCM with a fixed frequency, and produces a lower  $V_{\text{OUT}}$  ripple than in PSM.

## Pulse-Skip Mode (PSM)

If the MODE voltage ( $V_{\text{MODE}}$ ) is below 0.7V, the device works in PSM under light-load conditions. Once  $I_{\text{L}}$  drops to 0A, the HS-FET turns off to stop current flowing from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ , forcing  $I_{\text{L}}$  to work in discontinuous conduction mode (DCM). At the same time, the internal off time becomes longer when the MPQ3431C enters DCM. The off time is inversely proportional to the HS-FET on period in each cycle. In deep DCM conditions, the MPQ3431C slows down the switching frequency ( $f_{\text{SW}}$ ) and saves power loss.

If  $V_{\text{COMP}}$  drops to the 0.5V PSM threshold, then the MPQ3431C stops switching to further decrease the switching power loss. Once  $V_{\text{COMP}}$  exceeds 0.5V, the device resumes switching. Under light-load conditions, the switching pulse skips based on  $V_{\text{COMP}}$ . PSM has much higher efficiency than FCCM under light-load conditions, but the  $V_{\text{OUT}}$  ripple may be higher and the frequency may go down, which can produce audible noise.

The frequency is low in DCM, and if the LS-FET has a prolonged off time, then it does not turn on. If the load increases and COMP runs higher, then the off time shortens and the MPQ3431C returns to the regular 600kHz fixed frequency. As a result, the loop can respond to high load currents.

### **Ultrasonic Mode (USM)**

To prevent audible noise when there is a  $f_{SW}$  below 20kHz in PSM, the MPQ3431C implements USM by floating MODE or setting MODE to the 0.9V to 1.2V USM range. In USM,  $I_L$  works in DCM and the frequency stretches, similar to when the load decreases to a moderate level in PSM. However, switching does not stop when COMP drops to the 0.5V PSM threshold. The LS-FET on time is



controlled by COMP, even if  $V_{\text{COMP}}$  is below the PSM threshold, unless  $V_{\text{COMP}}$  triggers the minimum on time.

If the load continues to decrease, the MPQ3431C continues decreasing  $f_{\text{SW}}$ . Once the LS-FET is off for 30µs, the device forces the LS-FET to turn on. This limits the frequency to avoid audible noise under light-load or no-load conditions.

USM may convert more energy to the output than the required load due to the minimum 23kHz frequency, which causes  $V_{\text{OUT}}$  to exceed the normal voltage setting. When  $V_{\text{OUT}}$  rises and  $V_{\text{COMP}}$  drops, the peak inductor current may also drop.

If  $V_{\text{COMP}}$  drops below an internally clamped level, then the HS-FET zero-current detection (ZCD) threshold is gradually regulated to a negative level, allowing the energy in the inductor to flow back to VIN in each cycle. This keeps the output at the set voltage with a frequency above 23kHz. The MPQ3431C also works with a 450kHz frequency if  $V_{\text{COMP}}$  rises again.

If the frequency is above 33kHz, then USM has the same efficiency as PSM. USM has more power loss than PSM if the frequency is clamped at the standard 33kHz, but USM does not introduce audible noise, which is caused by the group pulse in PSM.

## Minimum On and Off Time

The MPQ3431C blanks the LS-FET on state with 80ns in each cycle to enhance noise immunity. This 80ns minimum on time restricts applications with a high  $V_{\text{IN}}$  /  $V_{\text{OUT}}$  ratio. The MPQ3431C also blanks the LS-FET off state with a minimum off time in each cycle. During the minimum off time, the LS-FET cannot turn on, and the minimum off time is short enough to convert the 0.8V input to a 16V output.

### LS-FET and HS-FET Maximum On Time

If  $I_L$  cannot trigger  $V_{COMP}$  with an on time of 7.5µs, the MPQ3431C shuts down the LS-FET. After the LS-FET shuts down,  $I_L$  goes through the HS-FET and charges  $V_{OUT}$  during the off time. This refreshes  $V_{OUT}$  with a minimum frequency of about 133kHz under heavy-load transient conditions.

During CCM, the HS-FET on time is limited below 8 $\mu$ s. This limits the maximum LS-FET off time when  $V_{OUT}$  is close to  $V_{IN}$  in USM. If  $V_{IN}$  approaches  $V_{OUT}$  in USM or heavy-load PSM, then the HS-FET may be turned off by the 8 $\mu$ s HS-FET maximum on time because I $_{L}$  cannot ramp down within this 8 $\mu$ s limit. After the HS-FET turns off, the LS-FET turns on immediately with a pulse control by  $V_{COMP}$ , and the HS-FET turns on again. This makes the LS-FET work in a quasi-constant, minimum duty cycle.

If  $V_{\text{IN}}$  is high enough,  $V_{\text{OUT}}$  should exceed the voltage set for this duty cycle ratio. The IC works with normal PSM logic under PSM and light-load conditions. The IC stops working when  $V_{\text{OUT}}$  exceeds the set voltage, and resumes switching when  $V_{\text{OUT}}$  drops below the set voltage.

### **VDD Power**

The MPQ3431C's internal circuit is powered by VDD. A minimum 4.7 $\mu$ F ceramic capacitor is required on VDD. If V<sub>IN</sub> is below 3.4V, VDD is powered by V<sub>IN</sub> or V<sub>OUT</sub>, whichever is higher. This allows the MPQ3431C to maintain a low R<sub>DS(ON)</sub> and high efficiency, even with a low V<sub>IN</sub>. When V<sub>IN</sub> exceeds 3.4V, VDD is always powered by V<sub>IN</sub>. This decreases the VOUT-to-VDD regulator loss because V<sub>OUT</sub> always exceeds V<sub>IN</sub>.

If VDD is powered by an external supply and the voltage exceeds 3.4V, the regulators from VIN and VOUT are disabled. In this condition, the MPQ3431C starts once the external VDD power supply exceeds the  $V_{\text{DD}}$  under-voltage lockout (UVLO) threshold ( $V_{\text{DD}\_\text{UVLO}}$ ), even if  $V_{\text{IN}}$  is as low as 0.9V. When VDD is powered by the external power supply, the MPQ3431C continues working if  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  are dropping but remain above 0.8V. The external VDD power source should be limited to below 3.6V.

There is a reverse-blocking circuit to limit the current flowing between VIN and VOUT. If the external VDD power exceeds the VDD regulation voltage, the current is supplied from the external power, and there is no path for the current from VDD to VIN, or from VDD to VOUT.

VDD is charged when  $V_{\text{IN}}$  exceeds 0.9V and EN is above the micro-power threshold. If EN is low, then VDD is disconnected from VIN and VOUT.



Supply VIN with a power source exceeding 2.7V during start-up through VIN to provide VDD with sufficient voltage power.

### Start-Up

When the MPQ3431C input is powered, it starts charging VDD from VIN. Once EN is high and  $V_{DD}$  exceeds its UVLO threshold, the device starts switching with closed-loop control. If VDD is powered by an additional supply, then the MPQ3431C starts switching once  $V_{DD}$  exceeds its UVLO threshold.

After the IC is enabled, the MPQ3431C starts up with a soft start (SS). The SS signal ( $V_{SS}$ ) is controlled by charging SS from 0V and comparing that value to the internal  $V_{REF}$ . The lower of the two values is fed to the error amplifier (EA) to control  $V_{OUT}$ . After  $V_{SS}$  exceeds  $V_{REF}$ , SS is complete, and  $V_{REF}$  takes charge of feedback loop regulation.

If there is a biased voltage on VOUT during PSM, then the MPQ3431C stops switching until  $V_{SS}$  exceeds  $V_{FB}$ , which is proportional to the  $V_{OUT}$  bias. If the IC is in USM or FCCM, then the device works with a frequency of about 33kHz to 450kHz. Both USM and FCCM have a negative  $I_L$ , so the energy may transfer from VOUT to VIN if the  $V_{OUT}$  bias is high.

# Synchronous Rectifier and Bootstrap (BST) Function

The MPQ3431C integrates both an LS-FET (Q1) and HS-FET (Q2) to reduce the number of external components. During switching, the rectifier switch (Q2) is powered from BST (typically 3.4V above the SW voltage). This 3.4V bootstrap voltage (V<sub>BST</sub>) is charged from VDD when the LS-FET turns on.

### **Current Limit**

The MPQ3431C provides both a fixed cycle-bycycle peak switching current limit and configurable average current limit function.

## **Peak Switching Current Limit**

The MPQ3431C provides a configurable peak switching current limit function. The peak switching current ( $I_{LIM}$ ) is set by a resistor on ILIM, which can be calculated using Equation (1):

$$I_{LIM} = \frac{320}{R_{ILIM} - 4} \tag{1}$$

Where  $R_{ILIM}$  is the resistor on ILIM (in  $k\Omega$ ).

If R<sub>ILIM</sub> is small enough or ILIM is shorted to GND, the switching current has a maximum value. If R<sub>ILIM</sub> is big enough or ILIM is floated, the switching current has a minimum value (see the Typical Performance Characteristics section on page 7). During each cycle, the internal current-sensing circuit monitors the LS-FET current signal. If the sensed current reaches the setting current limit, the LS-FET turns off. The LS-FET current signal is blanked for about 80ns internally to enhance noise immunity.

# Enable (EN) and Configurable Under-Voltage Lockout (UVLO)

The EN pin enables and disables the MPQ3431C. If the EN voltage ( $V_{EN}$ ) exceeds the EN high threshold (about 1V), the MPQ3431C starts up some of the internal circuits in micro-power mode. If  $V_{EN}$  exceeds the turn-on threshold (1.23V), then the MPQ3431C enables all functions and starts boost operation. Boost switching is disabled when  $V_{EN}$  falls below its turn-on threshold (1.23V). To completely shut down the MPQ3431C,  $V_{EN}$  must be below 0.4V. After shutdown, the MPQ3431C sinks a current from the input power (generally below 2 $\mu$ A). EN is compatible with voltages up to 13V. For automatic start-up, connect EN directly to VIN.

The MPQ3431C features a configurable UVLO hysteresis. When starting up in micro-power mode, EN sinks a  $5\mu$ A current from an upper resistor ( $R_{TOP}$ ) (see Figure 2).




Figure 2: VIN UVLO Configuration



 $V_{\text{IN}}$  must increase to overcome the current sink. The  $V_{\text{IN}}$  start-up threshold  $(V_{\text{IN-ON}})$  can be calculated using Equation (2):

$$V_{\text{IN-ON}} = V_{\text{EN-ON}} \times (1 + \frac{R_{\text{TOP}}}{R_{\text{BOT}}}) + 5\mu A \times R_{\text{TOP}} \quad \text{(2)}$$

Where  $V_{\text{EN-ON}}$  is the  $V_{\text{EN}}$  turn-on threshold (typically 1.23V),  $R_{\text{TOP}}$  is the upper resistor, and  $R_{\text{BOT}}$  is the lower resistor.

Once  $V_{EN}$  reaches  $V_{EN-ON}$ , the 5µA sink current turns off to create a reverse hysteresis for the  $V_{IN}$  falling threshold ( $V_{IN-UVLO-HYS}$ ), which can be calculated using Equation (3):

$$V_{IN-UVLO-HYS} = 5\mu A \times R_{TOP}$$
 (3)

### Over-Voltage Protection (OVP)

If  $V_{\text{OUT}}$  exceeds its 16.5V threshold, then the MPQ3431C stops switching immediately until  $V_{\text{OUT}}$  drops to 16.3V. This prevents an overvoltage (OV) condition on the output and internal power MOSFETs.

#### **Thermal Protection**

Thermal shutdown prevents the IC from operating at exceedingly high temperatures. If the die temperature exceeds 175°C, the IC shuts downs. Once the die temperature drops by 25°C, the device resumes normal operation.



## APPLICATION INFORMATION

## Setting the Output Voltage (Vout)

The external resistor divider sets  $V_{OUT}$ . Select R1 to be between  $300k\Omega$  and  $800k\Omega$ . R2 can be calculated using Equation (4):

$$R_{BOT} = \frac{V_{REF}}{V_{OUT} - V_{PEF}} \times R_{TOP}$$
 (4)

Where VREF is 1V.

## Selecting the Input Capacitor

The input capacitor (C1) maintains the DC  $V_{IN}$ . Low-ESR ceramic capacitors are recommended. The  $V_{IN}$  ripple ( $\Delta V_{IN}$ ) can be estimated using Equation (5):

$$\Delta V_{IN} = \frac{V_{IN}}{8f_{SW}^2 \times L \times C1} \times (1 - \frac{V_{IN}}{V_{OUT}})$$
 (5)

Where  $f_{\text{SW}}$  is the switching frequency, and L is the inductance.

## **Selecting the Output Capacitor**

The boost converter has a discontinuous output current, and requires an output capacitor (C2) to supply AC current to the load. For the best performance, low-ESR ceramic capacitors are recommended. The  $V_{OUT}$  ripple ( $\Delta V_{OUT}$ ) can be estimated using Equation (6):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times R_{I} \times C2} \times (1 - \frac{V_{IN}}{V_{OUT}})$$
 (6)

Where R<sub>L</sub> is the load resistance.

Ceramic capacitors with X5R or X7R dielectrics are strongly recommended because of their low ESR and small temperature coefficients.

### Selecting the Inductor

An inductor is required to transfer the energy between the input source and the output capacitors. A larger-value inductor results in a lower ripple current and peak inductor current, reducing stress on the power MOSFETs; however, it also has a larger physical size, higher series resistance, and lower saturation current.

For most designs, the inductance (L) can be calculated using Equation (7):

$$L = \frac{V_{IN}(V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times \Delta I_{I}}$$
 (7)

Where  $\Delta I_{L}$  is the inductor ripple current.

Select the inductor ripple current to be approximately 20% to 50% of the maximum peak inductor current. Typically, a 1.5µH inductor is recommended. Ensure that the inductor does not saturate under the worst-case condition. The inductor should have a low series resistance (DCR) to reduce the resistive power loss.

## Soft-Start (SS) Capacitor Selection

With the required  $V_{\text{OUT}}$  rising time ( $t_{\text{RISE}}$ ), the SS capacitance ( $C_{\text{SS}}$ ) can be calculated using Equation (8):

$$C_{SS} = \frac{t_{RISE} \times I_{SS}}{V_{REF}}$$
 (8)

Where  $I_{SS}$  is the SS charging current (7.5 $\mu$ A).

It is typically recommended to set C<sub>SS</sub> to 22nF for about 3ms of the rising time.

### **Setting the Input Current Limit**

The ILIM resistor (R5) sets the input current limit ( $I_{IN\_LIM}$ ). An  $1k\Omega$  resistor (R5) connected in series with ILIM prevents noise injection. R5 can be calculated using Equation (9):

$$R5 = \frac{980}{3.45 \times \left[I_{IN\_LIM} - (1.2 - V_{IN} \times 0.12)\right]} - 1 \quad (9)$$

For example, if the required current limit is 13A, and  $V_{\text{IN}}$  is 3.3V, then R5 is calculated to be 22.29k $\Omega$ . Therefore, a 22k $\Omega$  value should be selected for a 13A  $I_{\text{IN\_LIM}}$ . Place a decoupling capacitor (4.7nF to 10nF) in parallel with R5.

If the input current limit function is not used, connect ILIM to AGND.

### **VDD Capacitor Selection**

The MPQ3431C integrates the VDD power at about 3.4V to power the internal MOSFET gate driver and internal control circuit. A ceramic bypass capacitor with at least 4.7µF is required for the internal regulator. Do not connect the external load to the VDD power.



## **BST Capacitor**

The MPQ3431C uses a BST circuit to power the output N-channel MOSFET. An external BST capacitor ( $C_{BST}$ ) is required for the charge pump power. A 0.1µF ceramic capacitor between BST and SW is recommended.

## **Configurable UVLO**

The MPQ3431C features a configurable UVLO hysteresis. When powering up, EN sinks a  $5\mu$ A current from R<sub>TOP</sub> (see the Electrical Characteristics on page 5).  $V_{IN}$  must increase to overcome the current sink.

V<sub>IN-ON</sub> can be estimated using Equation (10):

$$V_{IN-ON} = V_{EN-ON} \times (1 + \frac{R_{TOP}}{R_{ROT}}) + 5\mu A \times R_{TOP}$$
 (10)

Where  $V_{EN-ON}$  is the EN voltage turn-on threshold (typically 1.23V).

Once  $V_{EN}$  reaches  $V_{EN-ON}$ , the 5µA sink current turns off to create a reverse hysteresis for  $V_{IN-UVLO-HYS}$ , which can be calculated using Equation (11):

$$V_{IN-UVLO-HYS} = 5\mu A \times R_{TOP}$$
 (11)

For automatic start-up, connect EN with a  $30k\Omega$   $R_{\text{TOP}}$  resistor to operate with a 150mV hysteresis.

### **MODE Selection**

The MPQ3431C can work in FCCM, PSM, or USM based on the MODE setting. Pull MODE directly to VDD for FCCM, float MODE for USM, and pull MODE to GND for PSM.

### Compensation

The COMP pin compensates for the regulation control system. The system uses two poles and one zero to stabilize the control loop.

Pole  $f_{P1}$  is set by the output capacitor ( $C_{OUT}$ ) and the load resistance ( $R_{LOAD}$ ). Pole  $f_{P2}$  starts from the origin. The zero  $f_{Z1}$  is set by the compensation capacitor ( $C_{COMP}$ ) and the compensation resistor ( $R_{COMP}$ ).  $f_{P1}$  can be calculated using Equation (12):

$$f_{P1} = \frac{1}{2 \times \pi \times R_{I,OAD} \times C_{OUT}} (Hz)$$
 (12)

 $f_{Z1}$  can be calculated using Equation (13):

$$f_{z1} = \frac{1}{2 \times \pi \times R_{COMP} \times C_{COMP}} (Hz)$$
 (13)

A right half-plane zero exists in FCCM, in which  $I_L$  does not drop to zero during each cycle. The frequency of the right half-plane zero ( $f_{RHPZ}$ ) can be calculated with Equation (14):

$$f_{RHPZ} = \frac{R_{LOAD}}{2 \times \pi \times L} \times (\frac{V_{IN}}{V_{OUT}})^2 (Hz)$$
 (14)

The right half-plane zero increases the gain and reduces the phase simultaneously, resulting in a smaller phase margin and gain margin. The worst-case condition is when the device is at the minimum  $V_{\text{IN}}$  and maximum output power.

## **Design Example**

Table 1 shows a design example following the application guidelines for the specifications below.

Table 1: Design Example

V <sub>IN</sub> I <sub>IN_LIM</sub>		V <sub>out</sub>	l <sub>out</sub>
3V to 8.4V	10A	9V	2.5A

For detailed application schematics, see Figure 4 and Figure 5 on page 24. For the typical performance and circuit waveforms, see the Typical Performance Characteristics section on page 7. For more device applications, refer to the related evaluation board datasheet.



### **PCB Layout Guidelines**

Efficient PCB layout is critical for high-frequency switching power supplies. Poor layout can result in reduced performance, excessive EMI, resistive loss, and system instability. A 4-layer layout is recommended for high-power applications. For the best results, refer to Figure 3 and follow the guidelines below:

- Place the output capacitors (C2A, C2B, and C2C) as close to VOUT and PGND as possible.
- 2. Place a 0.1µF capacitor (C2D) close to the IC to reduce parasitic inductance.
- Keep VOUT and PGND's connections to the output capacitor short and wide, using copper areas.
- 4. Place the copper, IC, and C<sub>OUT</sub> on the same layer.
- 5. Place the FB dividers (R1 and R2) as close to FB as possible.
- 6. Route the FB trace away from noise sources, such as the SW node.
- 7. Place the current limit setting net (R4, R5, and C7) close to ILIM.
- 8. Connect the ILIM ground to AGND.

- Connect the compensation components and C<sub>ss</sub> to AGND with a short loop.
- Connect the VDD capacitor to PGND with a short loop.
- 11. Keep the input loop (C1, L1, SW, and PGND) as small as possible.
- 12. Place enough GND vias close to the device for good thermal dissipation.
- 13. Use separate layouts connected between AGND and PGND under the package.




Figure 3: Recommended PCB Layout



## TYPICAL APPLICATION CIRCUITS




Figure 4: Typical Application Circuit (V<sub>OUT</sub> = 9V)






Figure 5: Typical Application Circuit (Vout = 15V)



## **PACKAGE INFORMATION**


# **QFN-13 (3mmx4mm)**






### **TOP VIEW**


**BOTTOM VIEW** 





### **SIDE VIEW**

**SECTION A-A** 




### NOTE:

- 1) LAND PATTERNS OF PIN1,7 AND 8 HAVE THE SAME LENGTH AND WIDTH.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

### **RECOMMENDED LAND PATTERN**



# **CARRIER INFORMATION**



Part Number	Package	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Diameter	Tape Width	Tape Pitch
MPQ3431CGLE-AEC1-Z	QFN-13 (3mmx4mm)	5000	N/A	13in	12mm	8mm



MPQ3431C Rev. 1.0

## **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	3/11/2022	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.